Reading timing models for corner nom_ff_n40C_5v50…
Reading cell library for the 'nom_ff_n40C_5v50' corner at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/06-yosys-synthesis/pll_top.nl.v'…
Linking design 'pll_top' from netlist…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.002822    0.062757    0.410874    0.410874 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.062757    0.000000    0.410874 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064168    0.151834    0.562708 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.064168    0.000000    0.562708 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.562708   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080771    0.330771   library hold time
                                              0.330771   data required time
---------------------------------------------------------------------------------------------
                                              0.330771   data required time
                                             -0.562708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231937   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.002822    0.062757    0.410874    0.410874 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.062757    0.000000    0.410874 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064168    0.151834    0.562708 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.064168    0.000000    0.562708 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.562708   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080771    0.330771   library hold time
                                              0.330771   data required time
---------------------------------------------------------------------------------------------
                                              0.330771   data required time
                                             -0.562708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231937   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008901    0.135315    0.488133    0.488133 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.135315    0.000000    0.488133 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006605    0.106784    0.087155    0.575289 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.106784    0.000000    0.575289 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.575289   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069126    0.319126   library hold time
                                              0.319126   data required time
---------------------------------------------------------------------------------------------
                                              0.319126   data required time
                                             -0.575289   data arrival time
---------------------------------------------------------------------------------------------
                                              0.256163   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014467    0.194426    0.522061    0.522061 ^ _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.194426    0.000000    0.522061 ^ _1207_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.088635    0.064979    0.587040 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.088635    0.000000    0.587040 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.587040   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.074272    0.324272   library hold time
                                              0.324272   data required time
---------------------------------------------------------------------------------------------
                                              0.324272   data required time
                                             -0.587040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262768   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007556    0.090946    0.435630    0.435630 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.090946    0.000000    0.435630 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064176    0.159638    0.595268 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.064176    0.000000    0.595268 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.595268   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080769    0.330769   library hold time
                                              0.330769   data required time
---------------------------------------------------------------------------------------------
                                              0.330769   data required time
                                             -0.595268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264499   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008910    0.098993    0.442155    0.442155 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.098993    0.000000    0.442155 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.008884    0.127614    0.101003    0.543158 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.127614    0.000000    0.543158 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.074431    0.061654    0.604812 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.074431    0.000000    0.604812 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.604812   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078045    0.328045   library hold time
                                              0.328045   data required time
---------------------------------------------------------------------------------------------
                                              0.328045   data required time
                                             -0.604812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.276767   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.011999    0.117319    0.455805    0.455805 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.117319    0.000000    0.455805 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004735    0.102476    0.092953    0.548758 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.102476    0.000000    0.548758 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.065775    0.061031    0.609789 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.065775    0.000000    0.609789 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.609789   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080344    0.330344   library hold time
                                              0.330344   data required time
---------------------------------------------------------------------------------------------
                                              0.330344   data required time
                                             -0.609789   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279445   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008900    0.098934    0.442111    0.442111 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.098934    0.000000    0.442111 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.093031    0.084307    0.526418 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.093031    0.000000    0.526418 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.094478    0.078489    0.604907 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.094478    0.000000    0.604907 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.604907   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072720    0.322720   library hold time
                                              0.322720   data required time
---------------------------------------------------------------------------------------------
                                              0.322720   data required time
                                             -0.604907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282187   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004166    0.070760    0.417902    0.417902 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.070760    0.000000    0.417902 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013499    0.177245    0.122504    0.540406 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.177245    0.000000    0.540406 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.099652    0.079614    0.620020 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.099652    0.000000    0.620020 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.620020   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071345    0.321345   library hold time
                                              0.321345   data required time
---------------------------------------------------------------------------------------------
                                              0.321345   data required time
                                             -0.620020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298675   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015922    0.140593    0.473140    0.473140 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.140593    0.000000    0.473140 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004655    0.096219    0.083317    0.556458 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.096219    0.000000    0.556458 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002439    0.082275    0.073480    0.629937 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.082275    0.000000    0.629937 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.629937   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075961    0.325961   library hold time
                                              0.325961   data required time
---------------------------------------------------------------------------------------------
                                              0.325961   data required time
                                             -0.629937   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303976   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.023228    0.288485    0.575857    0.575857 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.288485    0.000000    0.575857 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.067333    0.065271    0.641128 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.067333    0.000000    0.641128 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.641128   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079930    0.329930   library hold time
                                              0.329930   data required time
---------------------------------------------------------------------------------------------
                                              0.329930   data required time
                                             -0.641128   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311197   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012916    0.122760    0.459857    0.459857 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.122760    0.000000    0.459857 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004447    0.153699    0.123251    0.583108 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.153699    0.000000    0.583108 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.073433    0.060180    0.643287 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.073433    0.000000    0.643287 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.643287   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078310    0.328310   library hold time
                                              0.328310   data required time
---------------------------------------------------------------------------------------------
                                              0.328310   data required time
                                             -0.643287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314977   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016662    0.144983    0.476410    0.476410 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.144983    0.000000    0.476410 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004486    0.125382    0.112615    0.589025 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.125382    0.000000    0.589025 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.069060    0.057862    0.646887 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.069060    0.000000    0.646887 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.646887   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079472    0.329472   library hold time
                                              0.329472   data required time
---------------------------------------------------------------------------------------------
                                              0.329472   data required time
                                             -0.646887   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317415   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016677    0.145072    0.476477    0.476477 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.145072    0.000000    0.476477 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004486    0.125397    0.112641    0.589118 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.125397    0.000000    0.589118 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.069063    0.057862    0.646980 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.069063    0.000000    0.646980 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.646980   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079471    0.329471   library hold time
                                              0.329471   data required time
---------------------------------------------------------------------------------------------
                                              0.329471   data required time
                                             -0.646980   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317509   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014826    0.134091    0.468297    0.468297 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.134091    0.000000    0.468297 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.100104    0.093431    0.561728 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.100104    0.000000    0.561728 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.095163    0.078932    0.640660 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.095163    0.000000    0.640660 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.640660   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072538    0.322538   library hold time
                                              0.322538   data required time
---------------------------------------------------------------------------------------------
                                              0.322538   data required time
                                             -0.640660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318122   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016632    0.144805    0.476278    0.476278 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.144805    0.000000    0.476278 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.131365    0.113977    0.590255 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.131365    0.000000    0.590255 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.070261    0.058015    0.648270 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.070261    0.000000    0.648270 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.648270   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079153    0.329153   library hold time
                                              0.329153   data required time
---------------------------------------------------------------------------------------------
                                              0.329153   data required time
                                             -0.648270   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319117   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016874    0.146241    0.477347    0.477347 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.146241    0.000000    0.477347 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.131588    0.114390    0.591737 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.131588    0.000000    0.591737 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.070306    0.058021    0.649758 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.070306    0.000000    0.649758 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.649758   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079141    0.329141   library hold time
                                              0.329141   data required time
---------------------------------------------------------------------------------------------
                                              0.329141   data required time
                                             -0.649758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320617   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.015532    0.138279    0.471417    0.471417 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.138279    0.000000    0.471417 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.100969    0.094516    0.565933 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.100969    0.000000    0.565933 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.095304    0.078981    0.644914 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.095304    0.000000    0.644914 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.644914   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072500    0.322500   library hold time
                                              0.322500   data required time
---------------------------------------------------------------------------------------------
                                              0.322500   data required time
                                             -0.644914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322414   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012829    0.122243    0.459473    0.459473 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.122243    0.000000    0.459473 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004166    0.163650    0.127623    0.587095 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.163650    0.000000    0.587095 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.075464    0.064994    0.652089 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.075464    0.000000    0.652089 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.652089   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077770    0.327770   library hold time
                                              0.327770   data required time
---------------------------------------------------------------------------------------------
                                              0.327770   data required time
                                             -0.652089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324318   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010426    0.107987    0.448854    0.448854 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.107987    0.000000    0.448854 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.163362    0.120813    0.569667 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.163362    0.000000    0.569667 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.095866    0.078078    0.647745 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.095866    0.000000    0.647745 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.647745   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072351    0.322351   library hold time
                                              0.322351   data required time
---------------------------------------------------------------------------------------------
                                              0.322351   data required time
                                             -0.647745   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325394   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016490    0.143963    0.475650    0.475650 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.143963    0.000000    0.475650 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.102143    0.095988    0.571639 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.102143    0.000000    0.571639 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.095519    0.079046    0.650685 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.095519    0.000000    0.650685 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.650685   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072443    0.322443   library hold time
                                              0.322443   data required time
---------------------------------------------------------------------------------------------
                                              0.322443   data required time
                                             -0.650685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328242   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016490    0.143963    0.475650    0.475650 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.143963    0.000000    0.475650 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.102143    0.095988    0.571639 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.102143    0.000000    0.571639 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.095519    0.079046    0.650685 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.095519    0.000000    0.650685 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.650685   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072443    0.322443   library hold time
                                              0.322443   data required time
---------------------------------------------------------------------------------------------
                                              0.322443   data required time
                                             -0.650685   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328242   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.010235    0.106854    0.448010    0.448010 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.106854    0.000000    0.448010 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003982    0.144298    0.108530    0.556540 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.144298    0.000000    0.556540 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.103828    0.091775    0.648315 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.103828    0.000000    0.648315 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.648315   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.070059    0.320059   library hold time
                                              0.320059   data required time
---------------------------------------------------------------------------------------------
                                              0.320059   data required time
                                             -0.648315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328256   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018444    0.155555    0.484285    0.484285 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.155555    0.000000    0.484285 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004486    0.127209    0.115788    0.600073 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.127209    0.000000    0.600073 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.069427    0.057909    0.657981 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.069427    0.000000    0.657981 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.657981   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079374    0.329374   library hold time
                                              0.329374   data required time
---------------------------------------------------------------------------------------------
                                              0.329374   data required time
                                             -0.657981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328607   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016753    0.145523    0.476812    0.476812 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.145523    0.000000    0.476812 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.102465    0.096393    0.573205 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.102465    0.000000    0.573205 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.095578    0.079064    0.652269 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.095578    0.000000    0.652269 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.652269   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072427    0.322427   library hold time
                                              0.322427   data required time
---------------------------------------------------------------------------------------------
                                              0.322427   data required time
                                             -0.652269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329842   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018649    0.156772    0.485191    0.485191 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.156772    0.000000    0.485191 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004486    0.127419    0.116153    0.601344 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.127419    0.000000    0.601344 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.069469    0.057914    0.659258 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.069469    0.000000    0.659258 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.659258   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079363    0.329363   library hold time
                                              0.329363   data required time
---------------------------------------------------------------------------------------------
                                              0.329363   data required time
                                             -0.659258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329895   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.118369    0.456587    0.456587 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.118369    0.000000    0.456587 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.101138    0.092202    0.548790 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.101138    0.000000    0.548790 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.111897    0.100151    0.648940 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.111897    0.000000    0.648940 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.648940   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067512    0.317512   library hold time
                                              0.317512   data required time
---------------------------------------------------------------------------------------------
                                              0.317512   data required time
                                             -0.648940   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331429   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004166    0.070760    0.417902    0.417902 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.070760    0.000000    0.417902 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.018212    0.228622    0.152041    0.569943 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.228622    0.000000    0.569943 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.083727    0.087377    0.657320 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.083727    0.000000    0.657320 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.657320   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075576    0.325576   library hold time
                                              0.325576   data required time
---------------------------------------------------------------------------------------------
                                              0.325576   data required time
                                             -0.657320   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331745   slack (MET)


Startpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018689    0.157009    0.485368    0.485368 v _2372_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[1] (net)
                      0.157009    0.000000    0.485368 v _2017_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004447    0.132745    0.117160    0.602528 ^ _2017_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0359_ (net)
                      0.132745    0.000000    0.602528 ^ _2019_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.068608    0.059013    0.661540 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.068608    0.000000    0.661540 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.661540   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079592    0.329592   library hold time
                                              0.329592   data required time
---------------------------------------------------------------------------------------------
                                              0.329592   data required time
                                             -0.661540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331949   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004166    0.070760    0.417902    0.417902 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.070760    0.000000    0.417902 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013266    0.174705    0.121044    0.538946 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.174705    0.000000    0.538946 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007117    0.106568    0.112506    0.651452 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.106568    0.000000    0.651452 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.651452   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069194    0.319194   library hold time
                                              0.319194   data required time
---------------------------------------------------------------------------------------------
                                              0.319194   data required time
                                             -0.651452   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332258   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021395    0.173562    0.496491    0.496491 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.173562    0.000000    0.496491 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004734    0.113770    0.107811    0.604303 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.113770    0.000000    0.604303 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.070536    0.057768    0.662071 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.070536    0.000000    0.662071 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.662071   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079080    0.329080   library hold time
                                              0.329080   data required time
---------------------------------------------------------------------------------------------
                                              0.329080   data required time
                                             -0.662071   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332991   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.009920    0.104985    0.446618    0.446618 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.104985    0.000000    0.446618 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003982    0.146431    0.115890    0.562508 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.146431    0.000000    0.562508 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.104392    0.092052    0.654560 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.104392    0.000000    0.654560 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.654560   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069881    0.319881   library hold time
                                              0.319881   data required time
---------------------------------------------------------------------------------------------
                                              0.319881   data required time
                                             -0.654560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334679   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019873    0.164220    0.490287    0.490287 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.164220    0.000000    0.490287 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.134371    0.119564    0.609851 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.134371    0.000000    0.609851 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.070864    0.058092    0.667943 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.070864    0.000000    0.667943 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.667943   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078992    0.328992   library hold time
                                              0.328992   data required time
---------------------------------------------------------------------------------------------
                                              0.328992   data required time
                                             -0.667943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338951   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.011999    0.117319    0.455805    0.455805 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.117319    0.000000    0.455805 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003982    0.145654    0.111698    0.567503 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.145654    0.000000    0.567503 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.104187    0.091951    0.659454 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.104187    0.000000    0.659454 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.659454   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.069946    0.319946   library hold time
                                              0.319946   data required time
---------------------------------------------------------------------------------------------
                                              0.319946   data required time
                                             -0.659454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339508   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.008901    0.135315    0.488133    0.488133 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.135315    0.000000    0.488133 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006605    0.106784    0.087155    0.575289 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.106784    0.000000    0.575289 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.068735    0.061450    0.636739 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.068735    0.000000    0.636739 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.636739   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.046957    0.296957   library hold time
                                              0.296957   data required time
---------------------------------------------------------------------------------------------
                                              0.296957   data required time
                                             -0.636739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339782   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021294    0.172942    0.496080    0.496080 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[11] (net)
                      0.172942    0.000000    0.496080 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.135721    0.122074    0.618154 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.135721    0.000000    0.618154 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.071135    0.058127    0.676280 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.071135    0.000000    0.676280 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.676280   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078920    0.328920   library hold time
                                              0.328920   data required time
---------------------------------------------------------------------------------------------
                                              0.328920   data required time
                                             -0.676280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347360   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.019731    0.163349    0.489708    0.489708 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.163349    0.000000    0.489708 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.106147    0.101010    0.590718 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.106147    0.000000    0.590718 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.096253    0.079269    0.669987 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.096253    0.000000    0.669987 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.669987   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072248    0.322248   library hold time
                                              0.322248   data required time
---------------------------------------------------------------------------------------------
                                              0.322248   data required time
                                             -0.669987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347739   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018149    0.153805    0.482981    0.482981 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.153805    0.000000    0.482981 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009102    0.140567    0.116771    0.599752 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.140567    0.000000    0.599752 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002439    0.091275    0.077417    0.677169 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.091275    0.000000    0.677169 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.677169   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073571    0.323571   library hold time
                                              0.323571   data required time
---------------------------------------------------------------------------------------------
                                              0.323571   data required time
                                             -0.677169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353599   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009071    0.099948    0.442866    0.442866 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.099948    0.000000    0.442866 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.016878    0.214383    0.150906    0.593772 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.214383    0.000000    0.593772 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.083206    0.086478    0.680250 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.083206    0.000000    0.680250 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.680250   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075714    0.325714   library hold time
                                              0.325714   data required time
---------------------------------------------------------------------------------------------
                                              0.325714   data required time
                                             -0.680250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354536   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016490    0.143963    0.475650    0.475650 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.143963    0.000000    0.475650 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.105337    0.098238    0.573889 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.105337    0.000000    0.573889 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.113851    0.099737    0.673626 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.113851    0.000000    0.673626 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.673626   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.066895    0.316895   library hold time
                                              0.316895   data required time
---------------------------------------------------------------------------------------------
                                              0.316895   data required time
                                             -0.673626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356731   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016490    0.143963    0.475650    0.475650 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.143963    0.000000    0.475650 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.105337    0.098238    0.573889 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.105337    0.000000    0.573889 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.113851    0.099737    0.673626 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.113851    0.000000    0.673626 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.673626   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.066895    0.316895   library hold time
                                              0.316895   data required time
---------------------------------------------------------------------------------------------
                                              0.316895   data required time
                                             -0.673626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356731   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016461    0.143791    0.475522    0.475522 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.143791    0.000000    0.475522 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.106285    0.098886    0.574408 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.106285    0.000000    0.574408 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.112474    0.100284    0.674692 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.112474    0.000000    0.674692 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.674692   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067329    0.317329   library hold time
                                              0.317329   data required time
---------------------------------------------------------------------------------------------
                                              0.317329   data required time
                                             -0.674692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357363   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021395    0.173562    0.496491    0.496491 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.173562    0.000000    0.496491 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.108256    0.103655    0.600147 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.108256    0.000000    0.600147 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.096639    0.079387    0.679534 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.096639    0.000000    0.679534 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.679534   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072146    0.322146   library hold time
                                              0.322146   data required time
---------------------------------------------------------------------------------------------
                                              0.322146   data required time
                                             -0.679534   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357388   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016753    0.145523    0.476812    0.476812 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.145523    0.000000    0.476812 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.106636    0.099341    0.576154 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.106636    0.000000    0.576154 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.112513    0.100293    0.676447 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.112513    0.000000    0.676447 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.676447   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067317    0.317317   library hold time
                                              0.317317   data required time
---------------------------------------------------------------------------------------------
                                              0.317317   data required time
                                             -0.676447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359130   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016753    0.145523    0.476812    0.476812 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.145523    0.000000    0.476812 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.106636    0.099341    0.576154 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.106636    0.000000    0.576154 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.112513    0.100293    0.676447 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.112513    0.000000    0.676447 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.676447   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067317    0.317317   library hold time
                                              0.317317   data required time
---------------------------------------------------------------------------------------------
                                              0.317317   data required time
                                             -0.676447   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359130   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.022168    0.178306    0.499643    0.499643 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.178306    0.000000    0.499643 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.109236    0.104884    0.604527 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.109236    0.000000    0.604527 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.096818    0.079441    0.683968 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.096818    0.000000    0.683968 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.683968   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072098    0.322098   library hold time
                                              0.322098   data required time
---------------------------------------------------------------------------------------------
                                              0.322098   data required time
                                             -0.683968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361870   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014825    0.134085    0.468293    0.468293 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.134085    0.000000    0.468293 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.171715    0.147871    0.616163 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.171715    0.000000    0.616163 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.098144    0.079002    0.695165 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.098144    0.000000    0.695165 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.695165   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071746    0.321746   library hold time
                                              0.321746   data required time
---------------------------------------------------------------------------------------------
                                              0.321746   data required time
                                             -0.695165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373419   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014467    0.131961    0.466711    0.466711 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.131961    0.000000    0.466711 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.014638    0.214738    0.164455    0.631166 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.214738    0.000000    0.631166 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.092953    0.065990    0.697155 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.092953    0.000000    0.697155 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.697155   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073125    0.323125   library hold time
                                              0.323125   data required time
---------------------------------------------------------------------------------------------
                                              0.323125   data required time
                                             -0.697155   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374030   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016575    0.144467    0.476026    0.476026 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.144467    0.000000    0.476026 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004744    0.155914    0.156041    0.632067 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.155914    0.000000    0.632067 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.080444    0.072454    0.704521 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.080444    0.000000    0.704521 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.704521   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.076448    0.326448   library hold time
                                              0.326448   data required time
---------------------------------------------------------------------------------------------
                                              0.326448   data required time
                                             -0.704521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378073   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007556    0.090946    0.435630    0.435630 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.090946    0.000000    0.435630 v _1195_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013508    0.199255    0.145431    0.581062 ^ _1195_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0612_ (net)
                      0.199255    0.000000    0.581062 ^ _1200_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.122435    0.111569    0.692630 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.122435    0.000000    0.692630 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.692630   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064185    0.314185   library hold time
                                              0.314185   data required time
---------------------------------------------------------------------------------------------
                                              0.314185   data required time
                                             -0.692630   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378446   slack (MET)


Startpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     7    0.029697    0.224517    0.530335    0.530335 v _2368_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.sample_en (net)
                      0.224517    0.000000    0.530335 v _2284_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004735    0.120736    0.121062    0.651397 ^ _2284_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0559_ (net)
                      0.120736    0.000000    0.651397 ^ _2285_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.069307    0.061172    0.712569 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.069307    0.000000    0.712569 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.712569   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079406    0.329406   library hold time
                                              0.329406   data required time
---------------------------------------------------------------------------------------------
                                              0.329406   data required time
                                             -0.712569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383163   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011784    0.116044    0.454855    0.454855 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.116044    0.000000    0.454855 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008901    0.226534    0.196504    0.651359 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.226534    0.000000    0.651359 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.082991    0.061619    0.712978 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.082991    0.000000    0.712978 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.712978   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075771    0.325771   library hold time
                                              0.325771   data required time
---------------------------------------------------------------------------------------------
                                              0.325771   data required time
                                             -0.712978   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387207   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.016951    0.146698    0.477687    0.477687 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.146698    0.000000    0.477687 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004057    0.153038    0.124947    0.602634 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.153038    0.000000    0.602634 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.124497    0.100571    0.703205 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.124497    0.000000    0.703205 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.703205   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.063533    0.313533   library hold time
                                              0.313533   data required time
---------------------------------------------------------------------------------------------
                                              0.313533   data required time
                                             -0.703205   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389671   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.021542    0.174464    0.497091    0.497091 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.174464    0.000000    0.497091 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.066468    0.227254    0.724344 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.066468    0.000000    0.724344 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.724344   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080160    0.330160   library hold time
                                              0.330160   data required time
---------------------------------------------------------------------------------------------
                                              0.330160   data required time
                                             -0.724344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394184   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021682    0.175324    0.497661    0.497661 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.175324    0.000000    0.497661 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.066468    0.227419    0.725080 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.066468    0.000000    0.725080 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.725080   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080160    0.330160   library hold time
                                              0.330160   data required time
---------------------------------------------------------------------------------------------
                                              0.330160   data required time
                                             -0.725080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394920   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012829    0.122243    0.459473    0.459473 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.122243    0.000000    0.459473 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008814    0.211930    0.158502    0.617975 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.211930    0.000000    0.617975 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.120441    0.100589    0.718564 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.120441    0.000000    0.718564 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.718564   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064814    0.314814   library hold time
                                              0.314814   data required time
---------------------------------------------------------------------------------------------
                                              0.314814   data required time
                                             -0.718564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403750   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016623    0.144752    0.476238    0.476238 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.144752    0.000000    0.476238 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.009733    0.268262    0.188866    0.665104 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.268262    0.000000    0.665104 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.094080    0.065555    0.730659 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.094080    0.000000    0.730659 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.730659   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072825    0.322825   library hold time
                                              0.322825   data required time
---------------------------------------------------------------------------------------------
                                              0.322825   data required time
                                             -0.730659   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407833   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010260    0.107002    0.448120    0.448120 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.107002    0.000000    0.448120 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014561    0.358581    0.228553    0.676673 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.358581    0.000000    0.676673 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.098064    0.064288    0.740961 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.098064    0.000000    0.740961 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.740961   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071767    0.321767   library hold time
                                              0.321767   data required time
---------------------------------------------------------------------------------------------
                                              0.321767   data required time
                                             -0.740961   data arrival time
---------------------------------------------------------------------------------------------
                                              0.419194   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012829    0.122243    0.459473    0.459473 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.122243    0.000000    0.459473 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.004220    0.267364    0.189696    0.649169 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.267364    0.000000    0.649169 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.122823    0.086481    0.735649 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.122823    0.000000    0.735649 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.735649   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064062    0.314062   library hold time
                                              0.314062   data required time
---------------------------------------------------------------------------------------------
                                              0.314062   data required time
                                             -0.735649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.421588   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.017915    0.231044    0.543078    0.543078 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.231044    0.000000    0.543078 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.004166    0.100160    0.116322    0.659401 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      0.100160    0.000000    0.659401 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.067314    0.060181    0.719582 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.067314    0.000000    0.719582 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.719582   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.047069    0.297069   library hold time
                                              0.297069   data required time
---------------------------------------------------------------------------------------------
                                              0.297069   data required time
                                             -0.719582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.422513   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.170095    0.508096    0.508096 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.170095    0.000000    0.508096 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004166    0.100565    0.078771    0.586867 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.100565    0.000000    0.586867 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.011646    0.157657    0.118571    0.705438 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0755_ (net)
                      0.157657    0.000000    0.705438 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.070371    0.063149    0.768587 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.070371    0.000000    0.768587 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.768587   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079123    0.329123   library hold time
                                              0.329123   data required time
---------------------------------------------------------------------------------------------
                                              0.329123   data required time
                                             -0.768587   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439464   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016563    0.144396    0.475973    0.475973 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.144396    0.000000    0.475973 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.013907    0.346328    0.231989    0.707962 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.346328    0.000000    0.707962 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.075651    0.064460    0.772422 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.075651    0.000000    0.772422 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.772422   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077721    0.327721   library hold time
                                              0.327721   data required time
---------------------------------------------------------------------------------------------
                                              0.327721   data required time
                                             -0.772422   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444701   slack (MET)


Startpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017081    0.147469    0.478262    0.478262 v _2300_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[13] (net)
                      0.147469    0.000000    0.478262 v _1284_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014319    0.354076    0.237114    0.715376 ^ _1284_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0683_ (net)
                      0.354076    0.000000    0.715376 ^ _1287_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.076404    0.064351    0.779727 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.076404    0.000000    0.779727 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.779727   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077521    0.327521   library hold time
                                              0.327521   data required time
---------------------------------------------------------------------------------------------
                                              0.327521   data required time
                                             -0.779727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.452207   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017081    0.147469    0.478262    0.478262 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.147469    0.000000    0.478262 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014219    0.352197    0.236076    0.714338 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.352197    0.000000    0.714338 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.087203    0.064377    0.778715 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.087203    0.000000    0.778715 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.778715   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.074652    0.324652   library hold time
                                              0.324652   data required time
---------------------------------------------------------------------------------------------
                                              0.324652   data required time
                                             -0.778715   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454063   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016623    0.144752    0.476238    0.476238 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.144752    0.000000    0.476238 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.014467    0.356855    0.237907    0.714145 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.356855    0.000000    0.714145 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.088263    0.064312    0.778457 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.088263    0.000000    0.778457 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.778457   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.074371    0.324371   library hold time
                                              0.324371   data required time
---------------------------------------------------------------------------------------------
                                              0.324371   data required time
                                             -0.778457   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454086   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011784    0.116044    0.454855    0.454855 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.116044    0.000000    0.454855 v _1218_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.014638    0.295087    0.263411    0.718266 ^ _1218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0627_ (net)
                      0.295087    0.000000    0.718266 ^ _1221_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.101667    0.065179    0.783445 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.101667    0.000000    0.783445 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.783445   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.070742    0.320742   library hold time
                                              0.320742   data required time
---------------------------------------------------------------------------------------------
                                              0.320742   data required time
                                             -0.783445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.462703   slack (MET)


Startpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010260    0.107002    0.448120    0.448120 v _2291_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[4] (net)
                      0.107002    0.000000    0.448120 v _1223_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.019002    0.442160    0.275219    0.723339 ^ _1223_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0631_ (net)
                      0.442160    0.000000    0.723339 ^ _1226_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.108367    0.061771    0.785111 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.108367    0.000000    0.785111 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.785111   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.068626    0.318626   library hold time
                                              0.318626   data required time
---------------------------------------------------------------------------------------------
                                              0.318626   data required time
                                             -0.785111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466485   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.170095    0.508096    0.508096 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.170095    0.000000    0.508096 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.009181    0.142135    0.111281    0.619377 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.142135    0.000000    0.619377 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004447    0.156592    0.124019    0.743397 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.156592    0.000000    0.743397 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.074100    0.060341    0.803737 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.074100    0.000000    0.803737 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.803737   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.078133    0.328133   library hold time
                                              0.328133   data required time
---------------------------------------------------------------------------------------------
                                              0.328133   data required time
                                             -0.803737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475604   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017052    0.147297    0.478134    0.478134 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.147297    0.000000    0.478134 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.018328    0.429423    0.278698    0.756831 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.429423    0.000000    0.756831 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.092680    0.051374    0.808205 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.092680    0.000000    0.808205 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.808205   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073197    0.323197   library hold time
                                              0.323197   data required time
---------------------------------------------------------------------------------------------
                                              0.323197   data required time
                                             -0.808205   data arrival time
---------------------------------------------------------------------------------------------
                                              0.485008   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016534    0.144224    0.475845    0.475845 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.144224    0.000000    0.475845 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.018825    0.438769    0.283058    0.758902 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.438769    0.000000    0.758902 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.097556    0.061944    0.820846 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.097556    0.000000    0.820846 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.820846   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071902    0.321902   library hold time
                                              0.321902   data required time
---------------------------------------------------------------------------------------------
                                              0.321902   data required time
                                             -0.820846   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498945   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011784    0.165932    0.505707    0.505707 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.165932    0.000000    0.505707 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008613    0.141622    0.107925    0.613632 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.141622    0.000000    0.613632 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.014467    0.192766    0.147271    0.760903 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.192766    0.000000    0.760903 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.088282    0.064896    0.825799 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.088282    0.000000    0.825799 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.825799   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.074366    0.324366   library hold time
                                              0.324366   data required time
---------------------------------------------------------------------------------------------
                                              0.324366   data required time
                                             -0.825799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501433   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011784    0.116044    0.454855    0.454855 v _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.116044    0.000000    0.454855 v _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.018804    0.345107    0.312049    0.766904 ^ _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.345107    0.000000    0.766904 ^ _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.109822    0.064477    0.831381 v _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.109822    0.000000    0.831381 v _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.831381   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.068167    0.318167   library hold time
                                              0.318167   data required time
---------------------------------------------------------------------------------------------
                                              0.318167   data required time
                                             -0.831381   data arrival time
---------------------------------------------------------------------------------------------
                                              0.513214   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014163    0.130158    0.465367    0.465367 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.130158    0.000000    0.465367 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.008803    0.235222    0.165043    0.630410 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.235222    0.000000    0.630410 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002818    0.093462    0.071192    0.701602 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.093462    0.000000    0.701602 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.060138    0.149071    0.850673 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.060138    0.000000    0.850673 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.850673   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.081842    0.331842   library hold time
                                              0.331842   data required time
---------------------------------------------------------------------------------------------
                                              0.331842   data required time
                                             -0.850673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518831   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.118369    0.456587    0.456587 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.118369    0.000000    0.456587 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     5    0.023559    0.527703    0.325919    0.782506 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.527703    0.000000    0.782506 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.112868    0.057418    0.839924 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.112868    0.000000    0.839924 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.839924   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.067205    0.317205   library hold time
                                              0.317205   data required time
---------------------------------------------------------------------------------------------
                                              0.317205   data required time
                                             -0.839924   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522719   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016623    0.217323    0.535203    0.535203 ^ _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.217323    0.000000    0.535203 ^ _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007442    0.138004    0.105758    0.640961 v _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.138004    0.000000    0.640961 v _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.166244    0.130095    0.771057 ^ _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.166244    0.000000    0.771057 ^ _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.096652    0.078397    0.849453 v _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.096652    0.000000    0.849453 v _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.849453   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072142    0.322142   library hold time
                                              0.322142   data required time
---------------------------------------------------------------------------------------------
                                              0.322142   data required time
                                             -0.849453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527311   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.170095    0.508096    0.508096 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.170095    0.000000    0.508096 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012028    0.166009    0.128687    0.636783 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.166009    0.000000    0.636783 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.167654    0.138755    0.775539 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.167654    0.000000    0.775539 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.097036    0.078553    0.854091 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.097036    0.000000    0.854091 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.854091   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072040    0.322040   library hold time
                                              0.322040   data required time
---------------------------------------------------------------------------------------------
                                              0.322040   data required time
                                             -0.854091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532051   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021059    0.171500    0.495122    0.495122 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.171500    0.000000    0.495122 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007431    0.195407    0.170118    0.665240 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.195407    0.000000    0.665240 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004220    0.107401    0.081664    0.746904 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.107401    0.000000    0.746904 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.119827    0.100120    0.847024 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.119827    0.000000    0.847024 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.847024   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.044174    0.294174   library hold time
                                              0.294174   data required time
---------------------------------------------------------------------------------------------
                                              0.294174   data required time
                                             -0.847024   data arrival time
---------------------------------------------------------------------------------------------
                                              0.552850   slack (MET)


Startpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007654    0.091529    0.436143    0.436143 v _2312_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[25] (net)
                      0.091529    0.000000    0.436143 v _1379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008972    0.145690    0.114792    0.550935 ^ _1379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0766_ (net)
                      0.145690    0.000000    0.550935 ^ _1380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011482    0.149442    0.112821    0.663755 v _1380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0767_ (net)
                      0.149442    0.000000    0.663755 v _1382_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.167342    0.133632    0.797388 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.167342    0.000000    0.797388 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.096951    0.078518    0.875906 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.096951    0.000000    0.875906 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.875906   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072063    0.322063   library hold time
                                              0.322063   data required time
---------------------------------------------------------------------------------------------
                                              0.322063   data required time
                                             -0.875906   data arrival time
---------------------------------------------------------------------------------------------
                                              0.553843   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016026    0.210982    0.531564    0.531564 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.210982    0.000000    0.531564 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.011662    0.173149    0.133029    0.664593 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.173149    0.000000    0.664593 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.167353    0.140963    0.805556 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.167353    0.000000    0.805556 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.096954    0.078519    0.884075 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.096954    0.000000    0.884075 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.884075   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072062    0.322062   library hold time
                                              0.322062   data required time
---------------------------------------------------------------------------------------------
                                              0.322062   data required time
                                             -0.884075   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562014   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009181    0.100601    0.443352    0.443352 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.100601    0.000000    0.443352 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013710    0.201661    0.149186    0.592538 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.201661    0.000000    0.592538 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007442    0.107441    0.093117    0.685655 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.107441    0.000000    0.685655 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.163310    0.120644    0.806299 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.163310    0.000000    0.806299 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.095851    0.078072    0.884371 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.095851    0.000000    0.884371 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.884371   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072355    0.322355   library hold time
                                              0.322355   data required time
---------------------------------------------------------------------------------------------
                                              0.322355   data required time
                                             -0.884371   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562016   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021059    0.264933    0.562436    0.562436 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.264933    0.000000    0.562436 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.008384    0.148462    0.115356    0.677792 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.148462    0.000000    0.677792 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.008473    0.210098    0.161298    0.839090 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.210098    0.000000    0.839090 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.084260    0.063320    0.902409 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.084260    0.000000    0.902409 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.902409   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.075434    0.325434   library hold time
                                              0.325434   data required time
---------------------------------------------------------------------------------------------
                                              0.325434   data required time
                                             -0.902409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.576975   slack (MET)


Startpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009868    0.145584    0.494028    0.494028 ^ _2317_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[30] (net)
                      0.145584    0.000000    0.494028 ^ _1413_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.007548    0.126721    0.204052    0.698080 ^ _1413_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0795_ (net)
                      0.126721    0.000000    0.698080 ^ _1420_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.004828    0.090929    0.150935    0.849015 ^ _1420_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0801_ (net)
                      0.090929    0.000000    0.849015 ^ _1423_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.067103    0.058954    0.907970 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.067103    0.000000    0.907970 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.907970   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.079991    0.329991   library hold time
                                              0.329991   data required time
---------------------------------------------------------------------------------------------
                                              0.329991   data required time
                                             -0.907970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.577978   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004166    0.070760    0.417902    0.417902 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.070760    0.000000    0.417902 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.013266    0.174705    0.121044    0.538946 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0601_ (net)
                      0.174705    0.000000    0.538946 ^ _2031_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004675    0.066272    0.176982    0.715928 ^ _2031_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0369_ (net)
                      0.066272    0.000000    0.715928 ^ _2032_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.055166    0.160792    0.876720 ^ _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.055166    0.000000    0.876720 ^ _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.876720   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.048024    0.298025   library hold time
                                              0.298025   data required time
---------------------------------------------------------------------------------------------
                                              0.298025   data required time
                                             -0.876720   data arrival time
---------------------------------------------------------------------------------------------
                                              0.578695   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012101    0.117924    0.456256    0.456256 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.117924    0.000000    0.456256 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.013461    0.200201    0.152475    0.608731 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.200201    0.000000    0.608731 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007442    0.116496    0.093026    0.701757 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.116496    0.000000    0.701757 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004220    0.164179    0.123445    0.825202 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.164179    0.000000    0.825202 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.096089    0.078168    0.903370 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.096089    0.000000    0.903370 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.903370   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072292    0.322292   library hold time
                                              0.322292   data required time
---------------------------------------------------------------------------------------------
                                              0.322292   data required time
                                             -0.903370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581078   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.118369    0.456587    0.456587 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.118369    0.000000    0.456587 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009468    0.154182    0.125611    0.582198 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.154182    0.000000    0.582198 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007273    0.109411    0.093059    0.675257 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.109411    0.000000    0.675257 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004220    0.168071    0.150574    0.825831 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.168071    0.000000    0.825831 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.097150    0.078599    0.904430 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.097150    0.000000    0.904430 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.904430   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072010    0.322010   library hold time
                                              0.322010   data required time
---------------------------------------------------------------------------------------------
                                              0.322010   data required time
                                             -0.904430   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582420   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013958    0.189020    0.518958    0.518958 ^ _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.189020    0.000000    0.518958 ^ _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004220    0.168364    0.309614    0.828572 ^ _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.168364    0.000000    0.828572 ^ _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.097230    0.078631    0.907203 v _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.097230    0.000000    0.907203 v _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.907203   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071989    0.321989   library hold time
                                              0.321989   data required time
---------------------------------------------------------------------------------------------
                                              0.321989   data required time
                                             -0.907203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585215   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014163    0.191197    0.520208    0.520208 ^ _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.191197    0.000000    0.520208 ^ _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004220    0.167058    0.309976    0.830185 ^ _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.167058    0.000000    0.830185 ^ _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.096874    0.078487    0.908671 v _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.096874    0.000000    0.908671 v _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.908671   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.072083    0.322083   library hold time
                                              0.322083   data required time
---------------------------------------------------------------------------------------------
                                              0.322083   data required time
                                             -0.908671   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586588   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021682    0.271698    0.566291    0.566291 ^ _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.271698    0.000000    0.566291 ^ _2078_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.010026    0.171931    0.126984    0.693275 v _2078_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0409_ (net)
                      0.171931    0.000000    0.693275 v _2079_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004334    0.155199    0.132146    0.825421 ^ _2079_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0410_ (net)
                      0.155199    0.000000    0.825421 ^ _2082_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002439    0.091677    0.090119    0.915540 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.091677    0.000000    0.915540 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.915540   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073464    0.323464   library hold time
                                              0.323464   data required time
---------------------------------------------------------------------------------------------
                                              0.323464   data required time
                                             -0.915540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592076   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.009071    0.099948    0.442866    0.442866 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.099948    0.000000    0.442866 v _2059_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007317    0.220514    0.153843    0.596709 ^ _2059_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0392_ (net)
                      0.220514    0.000000    0.596709 ^ _2060_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009181    0.131918    0.104512    0.701221 v _2060_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0393_ (net)
                      0.131918    0.000000    0.701221 v _2064_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004832    0.162380    0.124856    0.826077 ^ _2064_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0397_ (net)
                      0.162380    0.000000    0.826077 ^ _2068_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.116468    0.087469    0.913547 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.116468    0.000000    0.913547 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.913547   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.066069    0.316069   library hold time
                                              0.316069   data required time
---------------------------------------------------------------------------------------------
                                              0.316069   data required time
                                             -0.913547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597478   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012176    0.118369    0.456587    0.456587 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.118369    0.000000    0.456587 v _1997_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014320    0.354059    0.229140    0.685727 ^ _1997_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0343_ (net)
                      0.354059    0.000000    0.685727 ^ _2248_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004756    0.102491    0.089664    0.775391 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.102491    0.000000    0.775391 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.155812    0.125551    0.900942 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.155812    0.000000    0.900942 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.900942   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.043622    0.293622   library hold time
                                              0.293622   data required time
---------------------------------------------------------------------------------------------
                                              0.293622   data required time
                                             -0.900942   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607320   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016534    0.216377    0.534661    0.534661 ^ _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.216377    0.000000    0.534661 ^ _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004734    0.111351    0.082374    0.617035 v _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0740_ (net)
                      0.111351    0.000000    0.617035 v _1362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007273    0.127826    0.108727    0.725762 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.127826    0.000000    0.725762 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.002822    0.086269    0.082158    0.807920 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.086269    0.000000    0.807920 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064175    0.158343    0.966263 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.064175    0.000000    0.966263 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.966263   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080769    0.330769   library hold time
                                              0.330769   data required time
---------------------------------------------------------------------------------------------
                                              0.330769   data required time
                                             -0.966263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635494   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016677    0.145072    0.476477    0.476477 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.145072    0.000000    0.476477 v _2054_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.010039    0.273846    0.192099    0.668576 ^ _2054_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0388_ (net)
                      0.273846    0.000000    0.668576 ^ _2055_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004674    0.102589    0.108132    0.776708 v _2055_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0389_ (net)
                      0.102589    0.000000    0.776708 v _2056_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.156023    0.128781    0.905490 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.156023    0.000000    0.905490 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.075211    0.058647    0.964136 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.075211    0.000000    0.964136 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.964136   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077838    0.327838   library hold time
                                              0.327838   data required time
---------------------------------------------------------------------------------------------
                                              0.327838   data required time
                                             -0.964136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636299   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021682    0.175324    0.497661    0.497661 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.175324    0.000000    0.497661 v _2083_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012347    0.259184    0.221549    0.719211 ^ _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.259184    0.000000    0.719211 ^ _2087_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004756    0.121619    0.088125    0.807336 v _2087_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0417_ (net)
                      0.121619    0.000000    0.807336 v _2089_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.158099    0.128749    0.936085 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.158099    0.000000    0.936085 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.936085   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.043587    0.293587   library hold time
                                              0.293587   data required time
---------------------------------------------------------------------------------------------
                                              0.293587   data required time
                                             -0.936085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642498   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018444    0.155555    0.484285    0.484285 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.155555    0.000000    0.484285 v _2043_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004756    0.114718    0.336005    0.820290 v _2043_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0379_ (net)
                      0.114718    0.000000    0.820290 v _2045_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.157274    0.127595    0.947885 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.157274    0.000000    0.947885 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.947885   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.043600    0.293600   library hold time
                                              0.293600   data required time
---------------------------------------------------------------------------------------------
                                              0.293600   data required time
                                             -0.947885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.654285   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    0.608684    0.767338    0.767338 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      0.608684    0.000000    0.767338 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004828    0.187999    0.159353    0.926691 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.187999    0.000000    0.926691 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.087268    0.064659    0.991350 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.087268    0.000000    0.991350 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.991350   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.074635    0.324635   library hold time
                                              0.324635   data required time
---------------------------------------------------------------------------------------------
                                              0.324635   data required time
                                             -0.991350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.666715   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018649    0.156772    0.485191    0.485191 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.156772    0.000000    0.485191 v _2072_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004674    0.096950    0.335652    0.820843 v _2072_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0404_ (net)
                      0.096950    0.000000    0.820843 v _2073_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.155568    0.127740    0.948583 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.155568    0.000000    0.948583 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.075120    0.058635    1.007218 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.075120    0.000000    1.007218 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.007218   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077862    0.327862   library hold time
                                              0.327862   data required time
---------------------------------------------------------------------------------------------
                                              0.327862   data required time
                                             -1.007218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.679356   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    0.608684    0.767338    0.767338 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      0.608684    0.000000    0.767338 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.004529    0.184281    0.155884    0.923222 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.184281    0.000000    0.923222 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002439    0.101826    0.081847    1.005069 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.101826    0.000000    1.005069 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.005069   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.070691    0.320691   library hold time
                                              0.320691   data required time
---------------------------------------------------------------------------------------------
                                              0.320691   data required time
                                             -1.005069   data arrival time
---------------------------------------------------------------------------------------------
                                              0.684377   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004166    0.070760    0.417902    0.417902 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.070760    0.000000    0.417902 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.018212    0.228622    0.152041    0.569943 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0602_ (net)
                      0.228622    0.000000    0.569943 ^ _2038_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.004756    0.179070    0.321336    0.891279 ^ _2038_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0375_ (net)
                      0.179070    0.000000    0.891279 ^ _2040_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119945    0.108260    0.999539 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.119945    0.000000    0.999539 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              0.999539   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064971    0.314970   library hold time
                                              0.314970   data required time
---------------------------------------------------------------------------------------------
                                              0.314970   data required time
                                             -0.999539   data arrival time
---------------------------------------------------------------------------------------------
                                              0.684568   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085064    0.583810    0.752280    0.752280 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.583810    0.000000    0.752280 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.157293    0.220905    0.973185 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.157293    0.000000    0.973185 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.075466    0.058679    1.031864 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.075466    0.000000    1.031864 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.031864   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077770    0.327770   library hold time
                                              0.327770   data required time
---------------------------------------------------------------------------------------------
                                              0.327770   data required time
                                             -1.031864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.704094   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087736    0.601449    0.762958    0.762958 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.601449    0.000000    0.762958 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004260    0.192359    0.190748    0.953706 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.192359    0.000000    0.953706 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.097731    0.081911    1.035618 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.097731    0.000000    1.035618 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.035618   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.071856    0.321856   library hold time
                                              0.321856   data required time
---------------------------------------------------------------------------------------------
                                              0.321856   data required time
                                             -1.035618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.713762   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089284    0.611668    0.769144    0.769144 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      0.611668    0.000000    0.769144 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.157149    0.226916    0.996060 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.157149    0.000000    0.996060 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.075437    0.058676    1.054736 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.075437    0.000000    1.054736 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.054736   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077778    0.327778   library hold time
                                              0.327778   data required time
---------------------------------------------------------------------------------------------
                                              0.327778   data required time
                                             -1.054736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726958   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.084922    0.582873    0.751713    0.751713 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.582873    0.000000    0.751713 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.191777    0.189971    0.941684 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.191777    0.000000    0.941684 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.108595    1.050279 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.119302    0.000000    1.050279 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.050279   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.050279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735106   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021682    0.175324    0.497661    0.497661 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.175324    0.000000    0.497661 v _2083_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.012347    0.259184    0.221549    0.719211 ^ _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.259184    0.000000    0.719211 ^ _2092_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.008706    0.129286    0.115946    0.835157 v _2092_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0421_ (net)
                      0.129286    0.000000    0.835157 v _2094_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004832    0.164111    0.129396    0.964553 ^ _2094_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0423_ (net)
                      0.164111    0.000000    0.964553 ^ _2097_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.116794    0.087678    1.052231 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.116794    0.000000    1.052231 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.052231   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065965    0.315965   library hold time
                                              0.315965   data required time
---------------------------------------------------------------------------------------------
                                              0.315965   data required time
                                             -1.052231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736265   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086350    0.592300    0.757419    0.757419 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.592300    0.000000    0.757419 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.193470    0.191664    0.949083 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.193470    0.000000    0.949083 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119932    0.108769    1.057852 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.119932    0.000000    1.057852 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.057852   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064975    0.314975   library hold time
                                              0.314975   data required time
---------------------------------------------------------------------------------------------
                                              0.314975   data required time
                                             -1.057852   data arrival time
---------------------------------------------------------------------------------------------
                                              0.742877   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087739    0.601469    0.762970    0.762970 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.601469    0.000000    0.762970 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.195117    0.193311    0.956281 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.195117    0.000000    0.956281 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.108937    1.065218 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.119302    0.000000    1.065218 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.065218   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.065218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750044   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093852    0.641838    0.787458    0.787458 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      0.641838    0.000000    0.787458 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.155459    0.233426    1.020885 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.155459    0.000000    1.020885 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.075098    0.058632    1.079517 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.075098    0.000000    1.079517 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.079517   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.077868    0.327868   library hold time
                                              0.327868   data required time
---------------------------------------------------------------------------------------------
                                              0.327868   data required time
                                             -1.079517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751649   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089343    0.612058    0.769380    0.769380 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      0.612058    0.000000    0.769380 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004639    0.154384    0.231440    1.000819 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.154384    0.000000    1.000819 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002439    0.091677    0.077793    1.078612 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.091677    0.000000    1.078612 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.078612   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.073464    0.323464   library hold time
                                              0.323464   data required time
---------------------------------------------------------------------------------------------
                                              0.323464   data required time
                                             -1.078612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755148   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089400    0.612434    0.769608    0.769608 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      0.612434    0.000000    0.769608 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.197086    0.195280    0.964888 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.197086    0.000000    0.964888 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119735    0.109139    1.074027 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.119735    0.000000    1.074027 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.074027   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065037    0.315037   library hold time
                                              0.315037   data required time
---------------------------------------------------------------------------------------------
                                              0.315037   data required time
                                             -1.074027   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758990   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    0.612454    0.769620    0.769620 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      0.612454    0.000000    0.769620 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.197089    0.195284    0.964903 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.197089    0.000000    0.964903 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119932    0.109139    1.074043 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.119932    0.000000    1.074043 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.074043   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064975    0.314975   library hold time
                                              0.314975   data required time
---------------------------------------------------------------------------------------------
                                              0.314975   data required time
                                             -1.074043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759068   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091474    0.626131    0.777918    0.777918 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      0.626131    0.000000    0.777918 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004744    0.155914    0.235210    1.013128 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.155914    0.000000    1.013128 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.080444    0.072454    1.085582 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.080444    0.000000    1.085582 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.085582   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.076448    0.326448   library hold time
                                              0.326448   data required time
---------------------------------------------------------------------------------------------
                                              0.326448   data required time
                                             -1.085582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759134   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091534    0.626527    0.778159    0.778159 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      0.626527    0.000000    0.778159 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.199617    0.197811    0.975970 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.199617    0.000000    0.975970 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119735    0.109398    1.085368 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.119735    0.000000    1.085368 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.085368   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065037    0.315037   library hold time
                                              0.315037   data required time
---------------------------------------------------------------------------------------------
                                              0.315037   data required time
                                             -1.085368   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770331   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    0.640306    0.786527    0.786527 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      0.640306    0.000000    0.786527 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202092    0.200285    0.986813 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.202092    0.000000    0.986813 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.117349    0.109652    1.096465 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.117349    0.000000    1.096465 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.096465   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065790    0.315790   library hold time
                                              0.315790   data required time
---------------------------------------------------------------------------------------------
                                              0.315790   data required time
                                             -1.096465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780675   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093574    0.640002    0.786343    0.786343 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      0.640002    0.000000    0.786343 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202037    0.200231    0.986574 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.202037    0.000000    0.986574 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.109647    1.096220 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.119302    0.000000    1.096220 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.096220   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.096220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781047   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    0.640306    0.786527    0.786527 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      0.640306    0.000000    0.786527 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202092    0.200285    0.986813 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.202092    0.000000    0.986813 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.109652    1.096465 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.119302    0.000000    1.096465 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.096465   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.096465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781291   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      0.643800    0.000000    0.788650 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202719    0.200913    0.989563 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.202719    0.000000    0.989563 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.109716    1.099279 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.119302    0.000000    1.099279 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.099279   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.099279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784105   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      0.643800    0.000000    0.788650 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202719    0.200913    0.989563 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.202719    0.000000    0.989563 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119606    0.109716    1.099279 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.119606    0.000000    1.099279 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.099279   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065077    0.315077   library hold time
                                              0.315077   data required time
---------------------------------------------------------------------------------------------
                                              0.315077   data required time
                                             -1.099279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784201   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      0.643800    0.000000    0.788650 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.202719    0.200913    0.989563 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.202719    0.000000    0.989563 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119932    0.109716    1.099279 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.119932    0.000000    1.099279 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.099279   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.064975    0.314975   library hold time
                                              0.314975   data required time
---------------------------------------------------------------------------------------------
                                              0.314975   data required time
                                             -1.099279   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784304   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.098358    0.671602    0.805536    0.805536 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      0.671602    0.000000    0.805536 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.207594    0.205790    1.011326 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.207594    0.000000    1.011326 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.119302    0.110216    1.121542 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.119302    0.000000    1.121542 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.121542   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.065174    0.315174   library hold time
                                              0.315174   data required time
---------------------------------------------------------------------------------------------
                                              0.315174   data required time
                                             -1.121542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.806368   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
     1    0.002822    0.035492    0.011588    4.811588 v ref_clk (in)
                                                         ref_clk (net)
                      0.035492    0.000000    4.811588 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064146    0.144421    4.956009 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.064146    0.000000    4.956009 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              4.956009   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080777    0.330777   library hold time
                                              0.330777   data required time
---------------------------------------------------------------------------------------------
                                              0.330777   data required time
                                             -4.956009   data arrival time
---------------------------------------------------------------------------------------------
                                              4.625232   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.077076    0.531078    0.720359    0.720359 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      0.531078    0.000000    0.720359 v lock_detect (out)
                                              0.720359   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.720359   data arrival time
---------------------------------------------------------------------------------------------
                                              5.270359   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.084914    0.582820    0.751681    0.751681 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      0.582820    0.000000    0.751681 v debug_dco_word[31] (out)
                                              0.751681   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.751681   data arrival time
---------------------------------------------------------------------------------------------
                                              5.301681   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.084922    0.582873    0.751713    0.751713 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.582873    0.000000    0.751713 v debug_dco_word[25] (out)
                                              0.751713   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.751713   data arrival time
---------------------------------------------------------------------------------------------
                                              5.301713   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085064    0.583810    0.752280    0.752280 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.583810    0.000000    0.752280 v debug_dco_word[23] (out)
                                              0.752280   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.752280   data arrival time
---------------------------------------------------------------------------------------------
                                              5.302280   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086350    0.592300    0.757419    0.757419 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.592300    0.000000    0.757419 v debug_dco_word[27] (out)
                                              0.757419   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.757419   data arrival time
---------------------------------------------------------------------------------------------
                                              5.307420   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087736    0.601449    0.762958    0.762958 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      0.601449    0.000000    0.762958 v debug_dco_word[2] (out)
                                              0.762958   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.762958   data arrival time
---------------------------------------------------------------------------------------------
                                              5.312958   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087736    0.601449    0.762958    0.762958 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.601449    0.000000    0.762958 v debug_dco_word[4] (out)
                                              0.762958   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.762958   data arrival time
---------------------------------------------------------------------------------------------
                                              5.312958   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087739    0.601469    0.762970    0.762970 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.601469    0.000000    0.762970 v debug_dco_word[30] (out)
                                              0.762970   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.762970   data arrival time
---------------------------------------------------------------------------------------------
                                              5.312970   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    0.608684    0.767338    0.767338 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      0.608684    0.000000    0.767338 v debug_dco_word[16] (out)
                                              0.767338   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.767338   data arrival time
---------------------------------------------------------------------------------------------
                                              5.317338   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    0.608684    0.767338    0.767338 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      0.608684    0.000000    0.767338 v debug_dco_word[24] (out)
                                              0.767338   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.767338   data arrival time
---------------------------------------------------------------------------------------------
                                              5.317338   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089284    0.611668    0.769144    0.769144 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      0.611668    0.000000    0.769144 v debug_dco_word[15] (out)
                                              0.769144   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769144   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319144   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089343    0.612058    0.769380    0.769380 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      0.612058    0.000000    0.769380 v debug_dco_word[12] (out)
                                              0.769380   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769380   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319380   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089347    0.612084    0.769396    0.769396 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      0.612084    0.000000    0.769396 v debug_dco_word[1] (out)
                                              0.769396   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769396   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319396   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089400    0.612434    0.769608    0.769608 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      0.612434    0.000000    0.769608 v debug_dco_word[28] (out)
                                              0.769608   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769608   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319608   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    0.612454    0.769620    0.769620 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      0.612454    0.000000    0.769620 v debug_dco_word[10] (out)
                                              0.769620   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769620   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319620   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    0.612454    0.769620    0.769620 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      0.612454    0.000000    0.769620 v debug_dco_word[20] (out)
                                              0.769620   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769620   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319620   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    0.612454    0.769620    0.769620 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      0.612454    0.000000    0.769620 v debug_dco_word[3] (out)
                                              0.769620   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.769620   data arrival time
---------------------------------------------------------------------------------------------
                                              5.319620   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089542    0.613371    0.770175    0.770175 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      0.613371    0.000000    0.770175 v debug_dco_word[7] (out)
                                              0.770175   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.770175   data arrival time
---------------------------------------------------------------------------------------------
                                              5.320175   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091474    0.626131    0.777918    0.777918 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      0.626131    0.000000    0.777918 v debug_dco_word[19] (out)
                                              0.777918   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.777918   data arrival time
---------------------------------------------------------------------------------------------
                                              5.327918   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091534    0.626527    0.778159    0.778159 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      0.626527    0.000000    0.778159 v debug_dco_word[29] (out)
                                              0.778159   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.778159   data arrival time
---------------------------------------------------------------------------------------------
                                              5.328159   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091763    0.628040    0.779077    0.779077 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      0.628040    0.000000    0.779077 v debug_dco_word[5] (out)
                                              0.779077   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.779077   data arrival time
---------------------------------------------------------------------------------------------
                                              5.329078   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093574    0.640002    0.786343    0.786343 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      0.640002    0.000000    0.786343 v debug_dco_word[22] (out)
                                              0.786343   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.786343   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336343   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    0.640306    0.786527    0.786527 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      0.640306    0.000000    0.786527 v debug_dco_word[14] (out)
                                              0.786527   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.786527   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336527   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    0.640306    0.786527    0.786527 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      0.640306    0.000000    0.786527 v debug_dco_word[26] (out)
                                              0.786527   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.786527   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336527   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    0.640306    0.786527    0.786527 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      0.640306    0.000000    0.786527 v debug_dco_word[6] (out)
                                              0.786527   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.786527   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336527   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093690    0.640768    0.786808    0.786808 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      0.640768    0.000000    0.786808 v debug_dco_word[9] (out)
                                              0.786808   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.786808   data arrival time
---------------------------------------------------------------------------------------------
                                              5.336809   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093852    0.641838    0.787458    0.787458 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      0.641838    0.000000    0.787458 v debug_dco_word[11] (out)
                                              0.787458   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.787458   data arrival time
---------------------------------------------------------------------------------------------
                                              5.337458   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      0.643800    0.000000    0.788650 v debug_dco_word[13] (out)
                                              0.788650   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.788650   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338650   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      0.643800    0.000000    0.788650 v debug_dco_word[17] (out)
                                              0.788650   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.788650   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338650   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    0.643800    0.788650    0.788650 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      0.643800    0.000000    0.788650 v debug_dco_word[21] (out)
                                              0.788650   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.788650   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338650   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094175    0.643972    0.788754    0.788754 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      0.643972    0.000000    0.788754 v debug_dco_word[8] (out)
                                              0.788754   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.788754   data arrival time
---------------------------------------------------------------------------------------------
                                              5.338754   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.098358    0.671602    0.805536    0.805536 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      0.671602    0.000000    0.805536 v debug_dco_word[18] (out)
                                              0.805536   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.805536   data arrival time
---------------------------------------------------------------------------------------------
                                              5.355536   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.021542    0.174464    0.497091    0.497091 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.174464    0.000000    0.497091 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.072910    0.505080    0.469517    0.966607 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      0.505080    0.000000    0.966607 v debug_dco_word[0] (out)
                                              0.966607   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -0.966607   data arrival time
---------------------------------------------------------------------------------------------
                                              5.516607   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.094663   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.246921    0.496921   library hold time
                                              0.496921   data required time
---------------------------------------------------------------------------------------------
                                              0.496921   data required time
                                             -6.094663   data arrival time
---------------------------------------------------------------------------------------------
                                              5.597742   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
    45    0.203697    1.367079    0.819754    5.619755 v rst_n (in)
                                                         rst_n (net)
                      1.367079    0.000000    5.619755 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.064168    0.401417    6.021172 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.064168    0.000000    6.021172 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.021172   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.080771    0.330771   library hold time
                                              0.330771   data required time
---------------------------------------------------------------------------------------------
                                              0.330771   data required time
                                             -6.021172   data arrival time
---------------------------------------------------------------------------------------------
                                              5.690401   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.187536    1.261633    1.163317    1.163317 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      1.261633    0.000000    1.163317 v pll_out (out)
                                              1.163317   data arrival time

                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.163317   data arrival time
---------------------------------------------------------------------------------------------
                                              5.713317   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004744    1.114170    0.115205   11.834272 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      1.114170    0.000000   11.834272 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.370287    0.369113   12.203385 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.370287    0.000000   12.203385 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.203385   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.126621   23.623379   library setup time
                                             23.623379   data required time
---------------------------------------------------------------------------------------------
                                             23.623379   data required time
                                            -12.203385   data arrival time
---------------------------------------------------------------------------------------------
                                             11.419994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.004026    1.193251    0.174162   11.893229 v _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      1.193251    0.000000   11.893229 v _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.496552    0.303763   12.196993 ^ _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.496552    0.000000   12.196993 ^ _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.196993   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127312   23.622688   library setup time
                                             23.622688   data required time
---------------------------------------------------------------------------------------------
                                             23.622688   data required time
                                            -12.196993   data arrival time
---------------------------------------------------------------------------------------------
                                             11.425695   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
     1    0.004166    1.434842    0.092559   11.811626 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_1)
                                                         _0198_ (net)
                      1.434842    0.000000   11.811626 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.259333    0.201666   12.013293 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.259333    0.000000   12.013293 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.013293   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123680   23.626322   library setup time
                                             23.626322   data required time
---------------------------------------------------------------------------------------------
                                             23.626322   data required time
                                            -12.013293   data arrival time
---------------------------------------------------------------------------------------------
                                             11.613029   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004639    1.058321   -0.093814   11.625254 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      1.058321    0.000000   11.625254 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002439    0.434712    0.382442   12.007695 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.434712    0.000000   12.007695 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.007695   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127481   23.622520   library setup time
                                             23.622520   data required time
---------------------------------------------------------------------------------------------
                                             23.622520   data required time
                                            -12.007695   data arrival time
---------------------------------------------------------------------------------------------
                                             11.614824   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004639    1.058321   -0.093814   11.625254 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      1.058321    0.000000   11.625254 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.002439    0.434712    0.382442   12.007695 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.434712    0.000000   12.007695 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.007695   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127481   23.622520   library setup time
                                             23.622520   data required time
---------------------------------------------------------------------------------------------
                                             23.622520   data required time
                                            -12.007695   data arrival time
---------------------------------------------------------------------------------------------
                                             11.614824   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004744    1.060668   -0.091941   11.627127 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      1.060668    0.000000   11.627127 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.361270    0.358401   11.985528 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.361270    0.000000   11.985528 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.985528   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.126382   23.623617   library setup time
                                             23.623617   data required time
---------------------------------------------------------------------------------------------
                                             23.623617   data required time
                                            -11.985528   data arrival time
---------------------------------------------------------------------------------------------
                                             11.638089   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.705905   -0.231779   11.487288 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.705905    0.000000   11.487288 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.341374   11.828663 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.390638    0.000000   11.828663 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.828663   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.828663   data arrival time
---------------------------------------------------------------------------------------------
                                             11.794177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.705905   -0.231779   11.487288 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.705905    0.000000   11.487288 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.341374   11.828663 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.390638    0.000000   11.828663 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.828663   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.828663   data arrival time
---------------------------------------------------------------------------------------------
                                             11.794177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.705905   -0.231779   11.487288 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.705905    0.000000   11.487288 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.341374   11.828663 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.390638    0.000000   11.828663 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.828663   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.828663   data arrival time
---------------------------------------------------------------------------------------------
                                             11.794177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2000_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004586    0.705905   -0.231779   11.487288 v _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.705905    0.000000   11.487288 v _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.341374   11.828663 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.390638    0.000000   11.828663 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.828663   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.828663   data arrival time
---------------------------------------------------------------------------------------------
                                             11.794177   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.703501    0.000000   11.485104 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.390638    0.000000   11.796059 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.703501    0.000000   11.485104 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.390638    0.000000   11.796059 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.703501    0.000000   11.485104 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.390638    0.000000   11.796059 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.703501    0.000000   11.485104 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.390638    0.000000   11.796059 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.703501    0.000000   11.485104 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.390638    0.000000   11.796059 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2119_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.703501    0.000000   11.485104 v _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.390638    0.000000   11.796059 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.703501    0.000000   11.485104 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.390638    0.000000   11.796059 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.703501    0.000000   11.485104 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.390638    0.000000   11.796059 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.703501    0.000000   11.485104 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.390638    0.000000   11.796059 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.703501    0.000000   11.485104 v _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.390638    0.000000   11.796059 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2177_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.703501    0.000000   11.485104 v _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.390638    0.000000   11.796059 ^ _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.703501    0.000000   11.485104 v _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.390638    0.000000   11.796059 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2219_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.703501    0.000000   11.485104 v _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.390638    0.000000   11.796059 ^ _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2238_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.703501    0.000000   11.485104 v _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.390638    0.000000   11.796059 ^ _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2245_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.703501    0.000000   11.485104 v _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.390638    0.000000   11.796059 ^ _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2249_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.703501    0.000000   11.485104 v _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.390638    0.310955   11.796059 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.390638    0.000000   11.796059 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127161   23.622839   library setup time
                                             23.622839   data required time
---------------------------------------------------------------------------------------------
                                             23.622839   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.826780   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.703501    0.000000   11.485104 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.344883    0.310955   11.796059 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.344883    0.000000   11.796059 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125948   23.624052   library setup time
                                             23.624052   data required time
---------------------------------------------------------------------------------------------
                                             23.624052   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.827994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2096_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.703501    0.000000   11.485104 v _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.344883    0.310955   11.796059 ^ _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.344883    0.000000   11.796059 ^ _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125948   23.624052   library setup time
                                             23.624052   data required time
---------------------------------------------------------------------------------------------
                                             23.624052   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.827994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2183_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.703501    0.000000   11.485104 v _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.344883    0.310955   11.796059 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.344883    0.000000   11.796059 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125948   23.624052   library setup time
                                             23.624052   data required time
---------------------------------------------------------------------------------------------
                                             23.624052   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.827994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2213_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.703501    0.000000   11.485104 v _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.344883    0.310955   11.796059 ^ _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.344883    0.000000   11.796059 ^ _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125948   23.624052   library setup time
                                             23.624052   data required time
---------------------------------------------------------------------------------------------
                                             23.624052   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.827994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2229_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004489    0.703501   -0.233964   11.485104 v _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.703501    0.000000   11.485104 v _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.344883    0.310955   11.796059 ^ _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.344883    0.000000   11.796059 ^ _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.796059   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125948   23.624052   library setup time
                                             23.624052   data required time
---------------------------------------------------------------------------------------------
                                             23.624052   data required time
                                            -11.796059   data arrival time
---------------------------------------------------------------------------------------------
                                             11.827994   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.139787    0.046688   11.765756 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.139787    0.000000   11.765756 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.765756   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.133264   23.616735   library setup time
                                             23.616735   data required time
---------------------------------------------------------------------------------------------
                                             23.616735   data required time
                                            -11.765756   data arrival time
---------------------------------------------------------------------------------------------
                                             11.850980   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004260    0.697826   -0.239122   11.479946 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.697826    0.000000   11.479946 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.261336    0.276067   11.756013 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.261336    0.000000   11.756013 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.756013   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123733   23.626268   library setup time
                                             23.626268   data required time
---------------------------------------------------------------------------------------------
                                             23.626268   data required time
                                            -11.756013   data arrival time
---------------------------------------------------------------------------------------------
                                             11.870255   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.695694    0.000000   11.478009 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.240372    0.000000   11.720239 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.695694    0.000000   11.478009 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.240372    0.000000   11.720239 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.695694    0.000000   11.478009 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.240372    0.000000   11.720239 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.695694    0.000000   11.478009 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.240372    0.000000   11.720239 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.695694    0.000000   11.478009 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.240372    0.000000   11.720239 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.695694    0.000000   11.478009 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.240372    0.000000   11.720239 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.695694    0.000000   11.478009 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.240372    0.000000   11.720239 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.695694    0.000000   11.478009 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.240372    0.000000   11.720239 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004174    0.695694   -0.241059   11.478009 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.695694    0.000000   11.478009 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002439    0.240372    0.242229   11.720239 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.240372    0.000000   11.720239 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.720239   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123177   23.626823   library setup time
                                             23.626823   data required time
---------------------------------------------------------------------------------------------
                                             23.626823   data required time
                                            -11.720239   data arrival time
---------------------------------------------------------------------------------------------
                                             11.906586   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004734    0.709573   -0.228446   11.490623 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.709573    0.000000   11.490623 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.190234    0.187201   11.677823 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.190234    0.000000   11.677823 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.677823   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.119826   23.630175   library setup time
                                             23.630175   data required time
---------------------------------------------------------------------------------------------
                                             23.630175   data required time
                                            -11.677823   data arrival time
---------------------------------------------------------------------------------------------
                                             11.952351   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.816684    0.000000   11.399734 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.224468    0.000000   11.650157 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.816684    0.000000   11.399734 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.224468    0.000000   11.650157 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.816684    0.000000   11.399734 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.224468    0.000000   11.650157 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.816684    0.000000   11.399734 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.224468    0.000000   11.650157 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2056_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.816684    0.000000   11.399734 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.224468    0.000000   11.650157 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.816684    0.000000   11.399734 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.224468    0.000000   11.650157 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2101_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.816684    0.000000   11.399734 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.224468    0.000000   11.650157 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2130_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.816684    0.000000   11.399734 v _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.224468    0.000000   11.650157 ^ _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2188_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004486    0.816684   -0.319334   11.399734 v _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.816684    0.000000   11.399734 v _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.224468    0.250423   11.650157 ^ _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.224468    0.000000   11.650157 ^ _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.650157   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122755   23.627245   library setup time
                                             23.627245   data required time
---------------------------------------------------------------------------------------------
                                             23.627245   data required time
                                            -11.650157   data arrival time
---------------------------------------------------------------------------------------------
                                             11.977088   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _2199_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002439    0.813826   -0.456020   11.263048 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.813826    0.000000   11.263048 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.263048   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.378573   23.371428   library setup time
                                             23.371428   data required time
---------------------------------------------------------------------------------------------
                                             23.371428   data required time
                                            -11.263048   data arrival time
---------------------------------------------------------------------------------------------
                                             12.108380   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002439    0.750636   -0.534657   11.184411 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.750636    0.000000   11.184411 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.184411   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.355679   23.394321   library setup time
                                             23.394321   data required time
---------------------------------------------------------------------------------------------
                                             23.394321   data required time
                                            -11.184411   data arrival time
---------------------------------------------------------------------------------------------
                                             12.209910   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009330    0.582398    0.581818    8.839543 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.582398    0.000000    8.839543 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.489196    0.099078    8.938622 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.489196    0.000000    8.938622 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.938622   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.259352   23.490648   library setup time
                                             23.490648   data required time
---------------------------------------------------------------------------------------------
                                             23.490648   data required time
                                             -8.938622   data arrival time
---------------------------------------------------------------------------------------------
                                             14.552027   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009102    0.578218    0.578099    8.835825 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.578218    0.000000    8.835825 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.489196    0.099150    8.934975 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.489196    0.000000    8.934975 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.934975   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.259352   23.490648   library setup time
                                             23.490648   data required time
---------------------------------------------------------------------------------------------
                                             23.490648   data required time
                                             -8.934975   data arrival time
---------------------------------------------------------------------------------------------
                                             14.555674   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004744    0.478879    0.493624    8.751349 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.478879    0.000000    8.751349 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.007117    0.600289    0.136742    8.888091 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.600289    0.000000    8.888091 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.888091   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.300608   23.449392   library setup time
                                             23.449392   data required time
---------------------------------------------------------------------------------------------
                                             23.449392   data required time
                                             -8.888091   data arrival time
---------------------------------------------------------------------------------------------
                                             14.561301   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002822    0.469647    0.625566    8.883291 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.469647    0.000000    8.883291 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.081812    0.187991    9.071282 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.081812    0.000000    9.071282 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.071282   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.107983   23.642017   library setup time
                                             23.642017   data required time
---------------------------------------------------------------------------------------------
                                             23.642017   data required time
                                             -9.071282   data arrival time
---------------------------------------------------------------------------------------------
                                             14.570734   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.542923    0.746750    9.004476 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.542923    0.000000    9.004476 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.004476   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127185   23.622814   library setup time
                                             23.622814   data required time
---------------------------------------------------------------------------------------------
                                             23.622814   data required time
                                             -9.004476   data arrival time
---------------------------------------------------------------------------------------------
                                             14.618339   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.542923    0.746750    9.004476 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.542923    0.000000    9.004476 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.004476   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127185   23.622814   library setup time
                                             23.622814   data required time
---------------------------------------------------------------------------------------------
                                             23.622814   data required time
                                             -9.004476   data arrival time
---------------------------------------------------------------------------------------------
                                             14.618339   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004489    0.636900    0.523367    8.781093 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.636900    0.000000    8.781093 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002439    0.263452    0.154380    8.935472 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.263452    0.000000    8.935472 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.935472   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.174790   23.575211   library setup time
                                             23.575211   data required time
---------------------------------------------------------------------------------------------
                                             23.575211   data required time
                                             -8.935472   data arrival time
---------------------------------------------------------------------------------------------
                                             14.639738   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006605    0.682636    0.563982    8.821707 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.682636    0.000000    8.821707 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.167131    0.094134    8.915841 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.167131    0.000000    8.915841 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.915841   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.141837   23.608164   library setup time
                                             23.608164   data required time
---------------------------------------------------------------------------------------------
                                             23.608164   data required time
                                             -8.915841   data arrival time
---------------------------------------------------------------------------------------------
                                             14.692323   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009468    0.584928    0.584070    8.841795 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.584928    0.000000    8.841795 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.158387    0.069299    8.911095 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.158387    0.000000    8.911095 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.911095   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.139096   23.610905   library setup time
                                             23.610905   data required time
---------------------------------------------------------------------------------------------
                                             23.610905   data required time
                                             -8.911095   data arrival time
---------------------------------------------------------------------------------------------
                                             14.699810   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009468    0.584928    0.584070    8.841795 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.584928    0.000000    8.841795 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.158387    0.069299    8.911095 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.158387    0.000000    8.911095 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.911095   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.139096   23.610905   library setup time
                                             23.610905   data required time
---------------------------------------------------------------------------------------------
                                             23.610905   data required time
                                             -8.911095   data arrival time
---------------------------------------------------------------------------------------------
                                             14.699810   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009320    0.582214    0.581656    8.839381 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.582214    0.000000    8.839381 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.157938    0.069309    8.908690 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.157938    0.000000    8.908690 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.908690   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.138955   23.611044   library setup time
                                             23.611044   data required time
---------------------------------------------------------------------------------------------
                                             23.611044   data required time
                                             -8.908690   data arrival time
---------------------------------------------------------------------------------------------
                                             14.702354   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.009320    0.582214    0.581656    8.839381 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.582214    0.000000    8.839381 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002439    0.157938    0.069309    8.908690 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.157938    0.000000    8.908690 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.908690   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.138955   23.611044   library setup time
                                             23.611044   data required time
---------------------------------------------------------------------------------------------
                                             23.611044   data required time
                                             -8.908690   data arrival time
---------------------------------------------------------------------------------------------
                                             14.702354   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.457535    0.000000    8.872569 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.457535    0.000000    8.872569 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.457535    0.000000    8.872569 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.457535    0.000000    8.872569 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.457535    0.000000    8.872569 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.457535    0.000000    8.872569 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.457535    0.000000    8.872569 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.457535    0.000000    8.872569 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.457535    0.000000    8.872569 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.457535    0.000000    8.872569 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.457535    0.000000    8.872569 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.457535    0.614843    8.872569 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.457535    0.000000    8.872569 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.872569   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.127419   23.622581   library setup time
                                             23.622581   data required time
---------------------------------------------------------------------------------------------
                                             23.622581   data required time
                                             -8.872569   data arrival time
---------------------------------------------------------------------------------------------
                                             14.750013   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.006605    0.682636    0.563982    8.821707 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.682636    0.000000    8.821707 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.821707   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.125754   23.624247   library setup time
                                             23.624247   data required time
---------------------------------------------------------------------------------------------
                                             23.624247   data required time
                                             -8.821707   data arrival time
---------------------------------------------------------------------------------------------
                                             14.802539   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.002439    0.801975    0.567856    8.825582 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.801975    0.000000    8.825582 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.825582   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.117620   23.632380   library setup time
                                             23.632380   data required time
---------------------------------------------------------------------------------------------
                                             23.632380   data required time
                                             -8.825582   data arrival time
---------------------------------------------------------------------------------------------
                                             14.806799   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.261955    0.279079    6.588660 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.261955    0.000000    6.588660 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.588660   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123749   23.626249   library setup time
                                             23.626249   data required time
---------------------------------------------------------------------------------------------
                                             23.626249   data required time
                                             -6.588660   data arrival time
---------------------------------------------------------------------------------------------
                                             17.037590   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.261955    0.279079    6.588660 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.261955    0.000000    6.588660 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.588660   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123749   23.626249   library setup time
                                             23.626249   data required time
---------------------------------------------------------------------------------------------
                                             23.626249   data required time
                                             -6.588660   data arrival time
---------------------------------------------------------------------------------------------
                                             17.037590   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.002439    0.261955    0.279079    6.588660 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.261955    0.000000    6.588660 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.588660   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123749   23.626249   library setup time
                                             23.626249   data required time
---------------------------------------------------------------------------------------------
                                             23.626249   data required time
                                             -6.588660   data arrival time
---------------------------------------------------------------------------------------------
                                             17.037590   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.263016    0.231442    6.541023 ^ _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.263016    0.000000    6.541023 ^ _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.541023   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123777   23.626223   library setup time
                                             23.626223   data required time
---------------------------------------------------------------------------------------------
                                             23.626223   data required time
                                             -6.541023   data arrival time
---------------------------------------------------------------------------------------------
                                             17.085199   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.206060    0.229518    6.539099 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.206060    0.000000    6.539099 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.539099   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.121331   23.628670   library setup time
                                             23.628670   data required time
---------------------------------------------------------------------------------------------
                                             23.628670   data required time
                                             -6.539099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.089569   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.025565    0.653300    0.214918    6.309581 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.653300    0.000000    6.309581 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.206060    0.229518    6.539099 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.206060    0.000000    6.539099 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.539099   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.121331   23.628670   library setup time
                                             23.628670   data required time
---------------------------------------------------------------------------------------------
                                             23.628670   data required time
                                             -6.539099   data arrival time
---------------------------------------------------------------------------------------------
                                             17.089569   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008052    0.482170    0.108503    6.203166 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.482170    0.000000    6.203166 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.226570    0.204200    6.407366 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.226570    0.000000    6.407366 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.407366   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122811   23.627190   library setup time
                                             23.627190   data required time
---------------------------------------------------------------------------------------------
                                             23.627190   data required time
                                             -6.407366   data arrival time
---------------------------------------------------------------------------------------------
                                             17.219824   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.008052    0.482170    0.108503    6.203166 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.482170    0.000000    6.203166 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.226570    0.204200    6.407366 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.226570    0.000000    6.407366 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.407366   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122811   23.627190   library setup time
                                             23.627190   data required time
---------------------------------------------------------------------------------------------
                                             23.627190   data required time
                                             -6.407366   data arrival time
---------------------------------------------------------------------------------------------
                                             17.219824   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1422_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.004026    0.524733    0.079298    6.173961 v _1422_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0803_ (net)
                      0.524733    0.000000    6.173961 v _1423_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.235634    0.210975    6.384936 ^ _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.235634    0.000000    6.384936 ^ _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.384936   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123051   23.626947   library setup time
                                             23.626947   data required time
---------------------------------------------------------------------------------------------
                                             23.626947   data required time
                                             -6.384936   data arrival time
---------------------------------------------------------------------------------------------
                                             17.242012   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004220    0.463079    0.111084    6.205746 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.463079    0.000000    6.205746 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.188423    0.162742    6.368488 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.188423    0.000000    6.368488 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.368488   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.119653   23.630346   library setup time
                                             23.630346   data required time
---------------------------------------------------------------------------------------------
                                             23.630346   data required time
                                             -6.368488   data arrival time
---------------------------------------------------------------------------------------------
                                             17.261858   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1364_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.117813    0.000000    6.353802 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.117813    0.000000    6.353802 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.117813    0.000000    6.353802 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.117813    0.000000    6.353802 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.117813    0.000000    6.353802 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002439    0.117813    0.259139    6.353802 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.117813    0.000000    6.353802 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.353802   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.112936   23.637064   library setup time
                                             23.637064   data required time
---------------------------------------------------------------------------------------------
                                             23.637064   data required time
                                             -6.353802   data arrival time
---------------------------------------------------------------------------------------------
                                             17.283264   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.486315    0.000000    6.125402 v _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.227452    0.000000    6.330262 ^ _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.486315    0.000000    6.125402 v _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.227452    0.000000    6.330262 ^ _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.486315    0.000000    6.125402 v _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.227452    0.000000    6.330262 ^ _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.486315    0.000000    6.125402 v _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.227452    0.000000    6.330262 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.486315    0.000000    6.125402 v _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.227452    0.000000    6.330262 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.486315    0.000000    6.125402 v _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.227452    0.000000    6.330262 ^ _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.486315    0.000000    6.125402 v _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.227452    0.000000    6.330262 ^ _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.486315    0.000000    6.125402 v _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.227452    0.000000    6.330262 ^ _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.486315    0.000000    6.125402 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.227452    0.000000    6.330262 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.486315    0.000000    6.125402 v _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.227452    0.000000    6.330262 ^ _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.486315    0.000000    6.125402 v _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.227452    0.000000    6.330262 ^ _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1313_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.486315    0.000000    6.125402 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.227452    0.000000    6.330262 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1343_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.486315    0.000000    6.125402 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.227452    0.000000    6.330262 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1348_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.486315    0.000000    6.125402 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.227452    0.000000    6.330262 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.486315    0.000000    6.125402 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.227452    0.000000    6.330262 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004026    0.486315    0.030740    6.125402 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.486315    0.000000    6.125402 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.227452    0.204859    6.330262 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.227452    0.000000    6.330262 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.330262   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.122834   23.627165   library setup time
                                             23.627165   data required time
---------------------------------------------------------------------------------------------
                                             23.627165   data required time
                                             -6.330262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.296902   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004026    0.401469    0.039556    6.134219 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.401469    0.000000    6.134219 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.209522    0.191283    6.325501 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.209522    0.000000    6.325501 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.325501   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.121660   23.628340   library setup time
                                             23.628340   data required time
---------------------------------------------------------------------------------------------
                                             23.628340   data required time
                                             -6.325501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302837   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004026    0.401469    0.039556    6.134219 v _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.401469    0.000000    6.134219 v _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002439    0.209522    0.191283    6.325501 ^ _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.209522    0.000000    6.325501 ^ _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.325501   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.121660   23.628340   library setup time
                                             23.628340   data required time
---------------------------------------------------------------------------------------------
                                             23.628340   data required time
                                             -6.325501   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302837   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004220    0.488567    0.033480    6.128143 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.488567    0.000000    6.128143 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.193276    0.166698    6.294841 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.193276    0.000000    6.294841 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.294841   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.120115   23.629885   library setup time
                                             23.629885   data required time
---------------------------------------------------------------------------------------------
                                             23.629885   data required time
                                             -6.294841   data arrival time
---------------------------------------------------------------------------------------------
                                             17.335045   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
    35    0.187536    2.087787    1.610426    1.610426 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pll_out (net)
                      2.087787    0.000000    1.610426 ^ pll_out (out)
                                              1.610426   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.610426   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339573   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004220    0.405531    0.042993    6.137656 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.405531    0.000000    6.137656 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.177462    0.153805    6.291461 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.177462    0.000000    6.291461 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.291461   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.118610   23.631390   library setup time
                                             23.631390   data required time
---------------------------------------------------------------------------------------------
                                             23.631390   data required time
                                             -6.291461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339928   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1330_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004220    0.405531    0.042993    6.137656 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.405531    0.000000    6.137656 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002439    0.177462    0.153805    6.291461 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.177462    0.000000    6.291461 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.291461   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.118610   23.631390   library setup time
                                             23.631390   data required time
---------------------------------------------------------------------------------------------
                                             23.631390   data required time
                                             -6.291461   data arrival time
---------------------------------------------------------------------------------------------
                                             17.339928   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.107093    0.187405    6.282068 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.107093    0.000000    6.282068 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.282068   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123015   23.626986   library setup time
                                             23.626986   data required time
---------------------------------------------------------------------------------------------
                                             23.626986   data required time
                                             -6.282068   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344917   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.002439    0.107093    0.187405    6.282068 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.107093    0.000000    6.282068 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.282068   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.123015   23.626986   library setup time
                                             23.626986   data required time
---------------------------------------------------------------------------------------------
                                             23.626986   data required time
                                             -6.282068   data arrival time
---------------------------------------------------------------------------------------------
                                             17.344917   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004166    0.487940    0.032717    6.127380 v _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.487940    0.000000    6.127380 v _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002439    0.139631    0.117919    6.245299 ^ _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.139631    0.000000    6.245299 ^ _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.245299   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.115011   23.634989   library setup time
                                             23.634989   data required time
---------------------------------------------------------------------------------------------
                                             23.634989   data required time
                                             -6.245299   data arrival time
---------------------------------------------------------------------------------------------
                                             17.389688   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 v input external delay
    45    0.203697    1.367079    0.819754    5.619755 v rst_n (in)
                                                         rst_n (net)
                      1.367079    0.000000    5.619755 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.619755   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.568112   23.181889   library setup time
                                             23.181889   data required time
---------------------------------------------------------------------------------------------
                                             23.181889   data required time
                                             -5.619755   data arrival time
---------------------------------------------------------------------------------------------
                                             17.562134   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.021542    0.270178    0.565424    0.565424 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.270178    0.000000    0.565424 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.072910    0.834831    0.586196    1.151620 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         debug_dco_word[0] (net)
                      0.834831    0.000000    1.151620 ^ debug_dco_word[0] (out)
                                              1.151620   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.151620   data arrival time
---------------------------------------------------------------------------------------------
                                             17.798380   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     6    0.098358    1.110275    1.046876    1.046876 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[18] (net)
                      1.110275    0.000000    1.046876 ^ debug_dco_word[18] (out)
                                              1.046876   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.046876   data arrival time
---------------------------------------------------------------------------------------------
                                             17.903124   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094175    1.064374    1.020427    1.020427 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[8] (net)
                      1.064374    0.000000    1.020427 ^ debug_dco_word[8] (out)
                                              1.020427   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.020427   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929573   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    1.064089    1.020263    1.020263 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[13] (net)
                      1.064089    0.000000    1.020263 ^ debug_dco_word[13] (out)
                                              1.020263   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.020263   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929737   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    1.064089    1.020263    1.020263 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[17] (net)
                      1.064089    0.000000    1.020263 ^ debug_dco_word[17] (out)
                                              1.020263   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.020263   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929737   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.094149    1.064089    1.020263    1.020263 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[21] (net)
                      1.064089    0.000000    1.020263 ^ debug_dco_word[21] (out)
                                              1.020263   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.020263   data arrival time
---------------------------------------------------------------------------------------------
                                             17.929737   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093852    1.060830    1.018385    1.018385 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[11] (net)
                      1.060830    0.000000    1.018385 ^ debug_dco_word[11] (out)
                                              1.018385   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.018385   data arrival time
---------------------------------------------------------------------------------------------
                                             17.931614   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093690    1.059052    1.017360    1.017360 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[9] (net)
                      1.059052    0.000000    1.017360 ^ debug_dco_word[9] (out)
                                              1.017360   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.017360   data arrival time
---------------------------------------------------------------------------------------------
                                             17.932638   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    1.058284    1.016918    1.016918 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[14] (net)
                      1.058284    0.000000    1.016918 ^ debug_dco_word[14] (out)
                                              1.016918   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.016918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933081   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    1.058284    1.016918    1.016918 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[26] (net)
                      1.058284    0.000000    1.016918 ^ debug_dco_word[26] (out)
                                              1.016918   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.016918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933081   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093620    1.058284    1.016918    1.016918 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[6] (net)
                      1.058284    0.000000    1.016918 ^ debug_dco_word[6] (out)
                                              1.016918   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.016918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933081   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.093574    1.057779    1.016627    1.016627 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[22] (net)
                      1.057779    0.000000    1.016627 ^ debug_dco_word[22] (out)
                                              1.016627   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.016627   data arrival time
---------------------------------------------------------------------------------------------
                                             17.933372   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091763    1.037907    1.005176    1.005176 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[5] (net)
                      1.037907    0.000000    1.005176 ^ debug_dco_word[5] (out)
                                              1.005176   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.005176   data arrival time
---------------------------------------------------------------------------------------------
                                             17.944822   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091534    1.035394    1.003728    1.003728 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[29] (net)
                      1.035394    0.000000    1.003728 ^ debug_dco_word[29] (out)
                                              1.003728   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.003728   data arrival time
---------------------------------------------------------------------------------------------
                                             17.946270   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.091474    1.034736    1.003349    1.003349 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[19] (net)
                      1.034736    0.000000    1.003349 ^ debug_dco_word[19] (out)
                                              1.003349   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -1.003349   data arrival time
---------------------------------------------------------------------------------------------
                                             17.946651   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089542    1.013547    0.991149    0.991149 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[7] (net)
                      1.013547    0.000000    0.991149 ^ debug_dco_word[7] (out)
                                              0.991149   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.991149   data arrival time
---------------------------------------------------------------------------------------------
                                             17.958851   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    1.012025    0.990274    0.990274 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[10] (net)
                      1.012025    0.000000    0.990274 ^ debug_dco_word[10] (out)
                                              0.990274   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.990274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959724   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    1.012025    0.990274    0.990274 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[20] (net)
                      1.012025    0.000000    0.990274 ^ debug_dco_word[20] (out)
                                              0.990274   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.990274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959724   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089403    1.012025    0.990274    0.990274 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[3] (net)
                      1.012025    0.000000    0.990274 ^ debug_dco_word[3] (out)
                                              0.990274   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.990274   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959724   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089400    1.011992    0.990256    0.990256 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[28] (net)
                      1.011992    0.000000    0.990256 ^ debug_dco_word[28] (out)
                                              0.990256   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.990256   data arrival time
---------------------------------------------------------------------------------------------
                                             17.959743   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089347    1.011411    0.989922    0.989922 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[1] (net)
                      1.011411    0.000000    0.989922 ^ debug_dco_word[1] (out)
                                              0.989922   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.989922   data arrival time
---------------------------------------------------------------------------------------------
                                             17.960077   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.089343    1.011368    0.989897    0.989897 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[12] (net)
                      1.011368    0.000000    0.989897 ^ debug_dco_word[12] (out)
                                              0.989897   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.989897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.960104   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.089284    1.010722    0.989526    0.989526 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[15] (net)
                      1.010722    0.000000    0.989526 ^ debug_dco_word[15] (out)
                                              0.989526   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.989526   data arrival time
---------------------------------------------------------------------------------------------
                                             17.960474   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    1.005772    0.986682    0.986682 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[16] (net)
                      1.005772    0.000000    0.986682 ^ debug_dco_word[16] (out)
                                              0.986682   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.986682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.963316   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.088832    1.005772    0.986682    0.986682 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[24] (net)
                      1.005772    0.000000    0.986682 ^ debug_dco_word[24] (out)
                                              0.986682   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.986682   data arrival time
---------------------------------------------------------------------------------------------
                                             17.963316   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087739    0.993803    0.979806    0.979806 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[30] (net)
                      0.993803    0.000000    0.979806 ^ debug_dco_word[30] (out)
                                              0.979806   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.979806   data arrival time
---------------------------------------------------------------------------------------------
                                             17.970194   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087736    0.993770    0.979787    0.979787 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[2] (net)
                      0.993770    0.000000    0.979787 ^ debug_dco_word[2] (out)
                                              0.979787   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.979787   data arrival time
---------------------------------------------------------------------------------------------
                                             17.970213   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.087736    0.993770    0.979787    0.979787 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[4] (net)
                      0.993770    0.000000    0.979787 ^ debug_dco_word[4] (out)
                                              0.979787   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.979787   data arrival time
---------------------------------------------------------------------------------------------
                                             17.970213   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.086350    0.978593    0.971067    0.971067 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[27] (net)
                      0.978593    0.000000    0.971067 ^ debug_dco_word[27] (out)
                                              0.971067   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.971067   data arrival time
---------------------------------------------------------------------------------------------
                                             17.978933   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.085064    0.964511    0.962977    0.962977 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[23] (net)
                      0.964511    0.000000    0.962977 ^ debug_dco_word[23] (out)
                                              0.962977   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.962977   data arrival time
---------------------------------------------------------------------------------------------
                                             17.987022   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.084922    0.962956    0.962084    0.962084 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[25] (net)
                      0.962956    0.000000    0.962084 ^ debug_dco_word[25] (out)
                                              0.962084   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.962084   data arrival time
---------------------------------------------------------------------------------------------
                                             17.987915   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.084914    0.962868    0.962033    0.962033 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         debug_dco_word[31] (net)
                      0.962868    0.000000    0.962033 ^ debug_dco_word[31] (out)
                                              0.962033   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.962033   data arrival time
---------------------------------------------------------------------------------------------
                                             17.987965   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.077076    0.877039    0.912723    0.912723 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lock_detect (net)
                      0.877039    0.000000    0.912723 ^ lock_detect (out)
                                              0.912723   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -0.912723   data arrival time
---------------------------------------------------------------------------------------------
                                             18.037275   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.800000    4.800000 ^ input external delay
    45    0.203697    2.266244    1.294663    6.094663 ^ rst_n (in)
                                                         rst_n (net)
                      2.266244    0.000000    6.094663 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    58    0.265484    2.814302    2.163063    8.257726 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      2.814302    0.000000    8.257726 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
    55    0.255655    4.859298    3.461342   11.719068 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      4.859298    0.000000   11.719068 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004744    1.114170    0.115205   11.834272 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      1.114170    0.000000   11.834272 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002439    0.370287    0.369113   12.203385 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.370287    0.000000   12.203385 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.203385   data arrival time

                      0.150000   24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (ideal)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                             23.750000 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.126621   23.623379   library setup time
                                             23.623379   data required time
---------------------------------------------------------------------------------------------
                                             23.623379   data required time
                                            -12.203385   data arrival time
---------------------------------------------------------------------------------------------
                                             11.419994   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_1805_/ZN                               2.600000    4.859298   -2.259298 (VIOLATED)
_1806_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1817_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1825_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1833_/C1                               2.600000    4.859298   -2.259298 (VIOLATED)
_1840_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1850_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1857_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1870_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1879_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1887_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1893_/B1                               2.600000    4.859298   -2.259298 (VIOLATED)
_1904_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1910_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1922_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1930_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1944_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1950_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1961_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1969_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1978_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1985_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_1993_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2000_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2032_/S                                2.600000    4.859298   -2.259298 (VIOLATED)
_2039_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2044_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2051_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2056_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2067_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2073_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2081_/B2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2088_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2096_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2101_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2112_/B2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2119_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2126_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2130_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2140_/C                                2.600000    4.859298   -2.259298 (VIOLATED)
_2141_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2146_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2157_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2162_/B2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2170_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2177_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2183_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2188_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2199_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2205_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2213_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2219_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2229_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2238_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2245_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2249_/A2                               2.600000    4.859298   -2.259298 (VIOLATED)
_2034_/ZN                               2.600000    3.566102   -0.966102 (VIOLATED)
_2038_/A3                               2.600000    3.566102   -0.966102 (VIOLATED)
_2042_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2043_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2046_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2047_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2059_/B                                2.600000    3.566102   -0.966102 (VIOLATED)
_2061_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2069_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2070_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2072_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2077_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2078_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2083_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2084_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2085_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2086_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2090_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2091_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2098_/A3                               2.600000    3.566102   -0.966102 (VIOLATED)
_2103_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2104_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2108_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2114_/A2                               2.600000    3.566102   -0.966102 (VIOLATED)
_2135_/B1                               2.600000    3.566102   -0.966102 (VIOLATED)
_1149_/ZN                               2.600000    2.934685   -0.334685 (VIOLATED)
_1197_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1198_/B                                2.600000    2.934685   -0.334685 (VIOLATED)
_1202_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1203_/B                                2.600000    2.934685   -0.334685 (VIOLATED)
_1230_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1269_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1304_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1319_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1336_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1383_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1392_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1399_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1407_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1412_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1418_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1754_/B                                2.600000    2.934685   -0.334685 (VIOLATED)
_1755_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1756_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1757_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1758_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1759_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1762_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1763_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1764_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1767_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1770_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1776_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1805_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1807_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1818_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1824_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1833_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1839_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1851_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1856_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1871_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1878_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1888_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1893_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1903_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1911_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1923_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1929_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1951_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1962_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1968_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1979_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1986_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1994_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1999_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_2003_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_2023_/C                                2.600000    2.934685   -0.334685 (VIOLATED)
_2081_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_2112_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_2139_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_2140_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_2162_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_2251_/A1                               2.600000    2.934685   -0.334685 (VIOLATED)
_1146_/I                                2.600000    2.666652   -0.066652 (VIOLATED)
_1810_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1812_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1813_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1827_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1836_/I0                               2.600000    2.666652   -0.066652 (VIOLATED)
_1845_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1847_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1854_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1863_/B                                2.600000    2.666652   -0.066652 (VIOLATED)
_1866_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1867_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1874_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1881_/B                                2.600000    2.666652   -0.066652 (VIOLATED)
_1883_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1884_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1891_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1895_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1896_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1898_/B                                2.600000    2.666652   -0.066652 (VIOLATED)
_1907_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1913_/B                                2.600000    2.666652   -0.066652 (VIOLATED)
_1916_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1917_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1925_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1932_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1933_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1938_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1946_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1947_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1955_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1956_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1965_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1966_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1971_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1982_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1989_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1990_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1991_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_1998_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_2010_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_2013_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_2035_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_2150_/B                                2.600000    2.666652   -0.066652 (VIOLATED)
_2240_/A1                               2.600000    2.666652   -0.066652 (VIOLATED)
_2370_/Q                                2.600000    2.666652   -0.066652 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_1149_/ZN                                 4     58    -54 (VIOLATED)
_1805_/ZN                                 4     55    -51 (VIOLATED)
rst_n                                     4     45    -41 (VIOLATED)
_2370_/Q                                  4     45    -41 (VIOLATED)
_2318_/Q                                  4     34    -30 (VIOLATED)
_2251_/Z                                  4     31    -27 (VIOLATED)
_1802_/Z                                  4     27    -23 (VIOLATED)
_1803_/ZN                                 4     25    -21 (VIOLATED)
_2034_/ZN                                 4     24    -20 (VIOLATED)
_2149_/ZN                                 4     20    -16 (VIOLATED)
_1146_/ZN                                 4     13     -9 (VIOLATED)
_2286_/Q                                  4     12     -8 (VIOLATED)
_1183_/ZN                                 4     10     -6 (VIOLATED)
_1809_/ZN                                 4     10     -6 (VIOLATED)
_2419_/Q                                  4     10     -6 (VIOLATED)
_2407_/Q                                  4      9     -5 (VIOLATED)
_2420_/Q                                  4      9     -5 (VIOLATED)
_2369_/Q                                  4      8     -4 (VIOLATED)
_2414_/Q                                  4      8     -4 (VIOLATED)
div_val[28]                               4      7     -3 (VIOLATED)
_1447_/Z                                  4      7     -3 (VIOLATED)
_1603_/Z                                  4      7     -3 (VIOLATED)
_2332_/Q                                  4      7     -3 (VIOLATED)
_2368_/Q                                  4      7     -3 (VIOLATED)
_2412_/Q                                  4      7     -3 (VIOLATED)
_2413_/Q                                  4      7     -3 (VIOLATED)
div_val[25]                               4      6     -2 (VIOLATED)
div_val[26]                               4      6     -2 (VIOLATED)
div_val[29]                               4      6     -2 (VIOLATED)
div_val[30]                               4      6     -2 (VIOLATED)
div_val[4]                                4      6     -2 (VIOLATED)
_1175_/ZN                                 4      6     -2 (VIOLATED)
_1596_/Z                                  4      6     -2 (VIOLATED)
_1608_/ZN                                 4      6     -2 (VIOLATED)
_1778_/ZN                                 4      6     -2 (VIOLATED)
_2150_/ZN                                 4      6     -2 (VIOLATED)
_2408_/Q                                  4      6     -2 (VIOLATED)
_2409_/Q                                  4      6     -2 (VIOLATED)
_2417_/Q                                  4      6     -2 (VIOLATED)
_2421_/Q                                  4      6     -2 (VIOLATED)
_2428_/Q                                  4      6     -2 (VIOLATED)
_2429_/Q                                  4      6     -2 (VIOLATED)
_2430_/Q                                  4      6     -2 (VIOLATED)
_2436_/Q                                  4      6     -2 (VIOLATED)
div_val[0]                                4      5        (VIOLATED)
div_val[10]                               4      5        (VIOLATED)
div_val[11]                               4      5        (VIOLATED)
div_val[13]                               4      5        (VIOLATED)
div_val[14]                               4      5        (VIOLATED)
div_val[1]                                4      5        (VIOLATED)
div_val[20]                               4      5        (VIOLATED)
div_val[2]                                4      5        (VIOLATED)
div_val[5]                                4      5        (VIOLATED)
_1154_/ZN                                 4      5        (VIOLATED)
_1168_/ZN                                 4      5        (VIOLATED)
_1182_/ZN                                 4      5        (VIOLATED)
_1306_/Z                                  4      5        (VIOLATED)
_1425_/Z                                  4      5        (VIOLATED)
_1593_/Z                                  4      5        (VIOLATED)
_1810_/ZN                                 4      5        (VIOLATED)
_2331_/Q                                  4      5        (VIOLATED)
_2339_/Q                                  4      5        (VIOLATED)
_2346_/Q                                  4      5        (VIOLATED)
_2371_/Q                                  4      5        (VIOLATED)
_2393_/Q                                  4      5        (VIOLATED)
_2411_/Q                                  4      5        (VIOLATED)
_2418_/Q                                  4      5        (VIOLATED)
_2422_/Q                                  4      5        (VIOLATED)
_2423_/Q                                  4      5        (VIOLATED)
_2433_/Q                                  4      5        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
_1805_/ZN                               0.130400    0.255655   -0.125255 (VIOLATED)
_1149_/ZN                               0.200000    0.265484   -0.065484 (VIOLATED)
_2370_/Q                                0.200000    0.240466   -0.040466 (VIOLATED)
_2034_/ZN                               0.090110    0.129119   -0.039009 (VIOLATED)
rst_n                                   0.200000    0.203697   -0.003697 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1365 unannotated drivers.
 div_val[0]
 div_val[10]
 div_val[11]
 div_val[12]
 div_val[13]
 div_val[14]
 div_val[15]
 div_val[16]
 div_val[17]
 div_val[18]
 div_val[19]
 div_val[1]
 div_val[20]
 div_val[21]
 div_val[22]
 div_val[23]
 div_val[24]
 div_val[25]
 div_val[26]
 div_val[27]
 div_val[28]
 div_val[29]
 div_val[2]
 div_val[30]
 div_val[31]
 div_val[3]
 div_val[4]
 div_val[5]
 div_val[6]
 div_val[7]
 div_val[8]
 div_val[9]
 initial_freq[0]
 initial_freq[10]
 initial_freq[11]
 initial_freq[12]
 initial_freq[13]
 initial_freq[14]
 initial_freq[15]
 initial_freq[16]
 initial_freq[17]
 initial_freq[18]
 initial_freq[19]
 initial_freq[1]
 initial_freq[20]
 initial_freq[21]
 initial_freq[22]
 initial_freq[23]
 initial_freq[24]
 initial_freq[25]
 initial_freq[26]
 initial_freq[27]
 initial_freq[28]
 initial_freq[29]
 initial_freq[2]
 initial_freq[30]
 initial_freq[31]
 initial_freq[3]
 initial_freq[4]
 initial_freq[5]
 initial_freq[6]
 initial_freq[7]
 initial_freq[8]
 initial_freq[9]
 ref_clk
 rst_n
 sys_clk
 _1143_/ZN
 _1144_/ZN
 _1145_/ZN
 _1146_/ZN
 _1147_/ZN
 _1148_/ZN
 _1149_/ZN
 _1150_/ZN
 _1151_/ZN
 _1152_/ZN
 _1153_/ZN
 _1154_/ZN
 _1155_/ZN
 _1156_/ZN
 _1157_/ZN
 _1158_/ZN
 _1159_/ZN
 _1160_/ZN
 _1161_/ZN
 _1162_/ZN
 _1163_/ZN
 _1164_/ZN
 _1165_/ZN
 _1166_/ZN
 _1167_/ZN
 _1168_/ZN
 _1169_/ZN
 _1170_/ZN
 _1171_/ZN
 _1172_/ZN
 _1173_/ZN
 _1174_/ZN
 _1175_/ZN
 _1176_/ZN
 _1177_/ZN
 _1178_/ZN
 _1179_/ZN
 _1180_/ZN
 _1181_/ZN
 _1182_/ZN
 _1183_/ZN
 _1184_/ZN
 _1185_/ZN
 _1186_/ZN
 _1187_/ZN
 _1188_/ZN
 _1189_/ZN
 _1190_/ZN
 _1191_/ZN
 _1192_/ZN
 _1193_/ZN
 _1194_/ZN
 _1195_/ZN
 _1196_/ZN
 _1197_/ZN
 _1198_/ZN
 _1199_/ZN
 _1200_/ZN
 _1201_/ZN
 _1202_/ZN
 _1203_/ZN
 _1204_/ZN
 _1205_/ZN
 _1206_/ZN
 _1207_/ZN
 _1208_/ZN
 _1209_/ZN
 _1210_/ZN
 _1211_/ZN
 _1212_/Z
 _1213_/Z
 _1214_/ZN
 _1215_/ZN
 _1216_/ZN
 _1217_/ZN
 _1218_/ZN
 _1219_/ZN
 _1220_/ZN
 _1221_/ZN
 _1222_/Z
 _1223_/Z
 _1224_/ZN
 _1225_/ZN
 _1226_/ZN
 _1227_/ZN
 _1228_/ZN
 _1229_/Z
 _1230_/ZN
 _1231_/ZN
 _1232_/ZN
 _1233_/Z
 _1234_/ZN
 _1235_/ZN
 _1236_/ZN
 _1237_/ZN
 _1238_/ZN
 _1239_/Z
 _1240_/ZN
 _1241_/ZN
 _1242_/ZN
 _1243_/ZN
 _1244_/ZN
 _1245_/ZN
 _1246_/ZN
 _1247_/Z
 _1248_/ZN
 _1249_/ZN
 _1250_/ZN
 _1251_/ZN
 _1252_/Z
 _1253_/ZN
 _1254_/ZN
 _1255_/ZN
 _1256_/ZN
 _1257_/ZN
 _1258_/ZN
 _1259_/ZN
 _1260_/ZN
 _1261_/ZN
 _1262_/ZN
 _1263_/ZN
 _1264_/ZN
 _1265_/ZN
 _1266_/ZN
 _1267_/ZN
 _1268_/Z
 _1269_/ZN
 _1270_/ZN
 _1271_/ZN
 _1272_/ZN
 _1273_/ZN
 _1274_/ZN
 _1275_/ZN
 _1276_/ZN
 _1277_/ZN
 _1278_/ZN
 _1279_/ZN
 _1280_/ZN
 _1281_/ZN
 _1282_/ZN
 _1283_/ZN
 _1284_/Z
 _1285_/ZN
 _1286_/ZN
 _1287_/ZN
 _1288_/ZN
 _1289_/ZN
 _1290_/Z
 _1291_/ZN
 _1292_/ZN
 _1293_/ZN
 _1294_/ZN
 _1295_/ZN
 _1296_/ZN
 _1297_/ZN
 _1298_/ZN
 _1299_/Z
 _1300_/ZN
 _1301_/ZN
 _1302_/ZN
 _1303_/Z
 _1304_/ZN
 _1305_/ZN
 _1306_/Z
 _1307_/ZN
 _1308_/ZN
 _1309_/ZN
 _1310_/ZN
 _1311_/ZN
 _1312_/ZN
 _1313_/ZN
 _1314_/ZN
 _1315_/ZN
 _1316_/Z
 _1317_/ZN
 _1318_/ZN
 _1319_/ZN
 _1320_/ZN
 _1321_/ZN
 _1322_/ZN
 _1323_/ZN
 _1324_/ZN
 _1325_/ZN
 _1326_/ZN
 _1327_/ZN
 _1328_/ZN
 _1329_/ZN
 _1330_/ZN
 _1331_/ZN
 _1332_/ZN
 _1333_/ZN
 _1334_/ZN
 _1335_/Z
 _1336_/ZN
 _1337_/ZN
 _1338_/ZN
 _1339_/ZN
 _1340_/ZN
 _1341_/ZN
 _1342_/ZN
 _1343_/ZN
 _1344_/ZN
 _1345_/ZN
 _1346_/Z
 _1347_/ZN
 _1348_/ZN
 _1349_/ZN
 _1350_/ZN
 _1351_/Z
 _1352_/ZN
 _1353_/ZN
 _1354_/ZN
 _1355_/ZN
 _1356_/ZN
 _1357_/ZN
 _1358_/ZN
 _1359_/Z
 _1360_/ZN
 _1361_/ZN
 _1362_/ZN
 _1363_/ZN
 _1364_/Z
 _1365_/ZN
 _1366_/Z
 _1367_/ZN
 _1368_/ZN
 _1369_/ZN
 _1370_/ZN
 _1371_/ZN
 _1372_/ZN
 _1373_/ZN
 _1374_/Z
 _1375_/Z
 _1376_/ZN
 _1377_/ZN
 _1378_/Z
 _1379_/ZN
 _1380_/ZN
 _1381_/ZN
 _1382_/Z
 _1383_/ZN
 _1384_/ZN
 _1385_/ZN
 _1386_/Z
 _1387_/ZN
 _1388_/ZN
 _1389_/ZN
 _1390_/ZN
 _1391_/Z
 _1392_/ZN
 _1393_/ZN
 _1394_/ZN
 _1395_/ZN
 _1396_/ZN
 _1397_/ZN
 _1398_/Z
 _1399_/ZN
 _1400_/ZN
 _1401_/Z
 _1402_/ZN
 _1403_/ZN
 _1404_/ZN
 _1405_/ZN
 _1406_/Z
 _1407_/ZN
 _1408_/ZN
 _1409_/ZN
 _1410_/Z
 _1411_/Z
 _1412_/ZN
 _1413_/Z
 _1414_/ZN
 _1415_/Z
 _1416_/ZN
 _1417_/ZN
 _1418_/ZN
 _1419_/Z
 _1420_/Z
 _1421_/Z
 _1422_/ZN
 _1423_/ZN
 _1424_/Z
 _1425_/Z
 _1426_/ZN
 _1427_/ZN
 _1428_/ZN
 _1429_/ZN
 _1430_/ZN
 _1431_/ZN
 _1432_/Z
 _1433_/Z
 _1434_/Z
 _1435_/ZN
 _1436_/ZN
 _1437_/ZN
 _1438_/Z
 _1439_/ZN
 _1440_/ZN
 _1441_/ZN
 _1442_/ZN
 _1443_/ZN
 _1444_/ZN
 _1445_/ZN
 _1446_/ZN
 _1447_/Z
 _1448_/ZN
 _1449_/Z
 _1450_/ZN
 _1451_/ZN
 _1452_/Z
 _1453_/ZN
 _1454_/ZN
 _1455_/Z
 _1456_/ZN
 _1457_/ZN
 _1458_/Z
 _1459_/ZN
 _1460_/ZN
 _1461_/ZN
 _1462_/ZN
 _1463_/ZN
 _1464_/Z
 _1465_/Z
 _1466_/ZN
 _1467_/ZN
 _1468_/ZN
 _1469_/Z
 _1470_/Z
 _1471_/ZN
 _1472_/ZN
 _1473_/Z
 _1474_/ZN
 _1475_/ZN
 _1476_/Z
 _1477_/ZN
 _1478_/Z
 _1479_/Z
 _1480_/ZN
 _1481_/Z
 _1482_/ZN
 _1483_/ZN
 _1484_/ZN
 _1485_/Z
 _1486_/Z
 _1487_/Z
 _1488_/ZN
 _1489_/ZN
 _1490_/ZN
 _1491_/ZN
 _1492_/ZN
 _1493_/Z
 _1494_/ZN
 _1495_/Z
 _1496_/ZN
 _1497_/ZN
 _1498_/ZN
 _1499_/ZN
 _1500_/ZN
 _1501_/ZN
 _1502_/Z
 _1503_/ZN
 _1504_/Z
 _1505_/ZN
 _1506_/Z
 _1507_/ZN
 _1508_/Z
 _1509_/ZN
 _1510_/Z
 _1511_/ZN
 _1512_/Z
 _1513_/ZN
 _1514_/ZN
 _1515_/ZN
 _1516_/ZN
 _1517_/ZN
 _1518_/ZN
 _1519_/ZN
 _1520_/Z
 _1521_/ZN
 _1522_/Z
 _1523_/ZN
 _1524_/Z
 _1525_/ZN
 _1526_/ZN
 _1527_/ZN
 _1528_/ZN
 _1529_/ZN
 _1530_/ZN
 _1531_/ZN
 _1532_/ZN
 _1533_/ZN
 _1534_/Z
 _1535_/ZN
 _1536_/ZN
 _1537_/ZN
 _1538_/ZN
 _1539_/ZN
 _1540_/ZN
 _1541_/ZN
 _1542_/ZN
 _1543_/ZN
 _1544_/ZN
 _1545_/Z
 _1546_/ZN
 _1547_/ZN
 _1548_/ZN
 _1549_/ZN
 _1550_/ZN
 _1551_/ZN
 _1552_/ZN
 _1553_/ZN
 _1554_/ZN
 _1555_/ZN
 _1556_/Z
 _1557_/ZN
 _1558_/ZN
 _1559_/ZN
 _1560_/ZN
 _1561_/ZN
 _1562_/ZN
 _1563_/Z
 _1564_/ZN
 _1565_/ZN
 _1566_/Z
 _1567_/ZN
 _1568_/Z
 _1569_/ZN
 _1570_/ZN
 _1571_/Z
 _1572_/ZN
 _1573_/Z
 _1574_/Z
 _1575_/ZN
 _1576_/ZN
 _1577_/ZN
 _1578_/Z
 _1579_/ZN
 _1580_/Z
 _1581_/Z
 _1582_/ZN
 _1583_/Z
 _1584_/ZN
 _1585_/Z
 _1586_/ZN
 _1587_/ZN
 _1588_/ZN
 _1589_/Z
 _1590_/ZN
 _1591_/ZN
 _1592_/ZN
 _1593_/Z
 _1594_/ZN
 _1595_/ZN
 _1596_/Z
 _1597_/ZN
 _1598_/ZN
 _1599_/ZN
 _1600_/ZN
 _1601_/ZN
 _1602_/Z
 _1603_/Z
 _1604_/ZN
 _1605_/ZN
 _1606_/ZN
 _1607_/Z
 _1608_/ZN
 _1609_/ZN
 _1610_/ZN
 _1611_/ZN
 _1612_/ZN
 _1613_/ZN
 _1614_/ZN
 _1615_/ZN
 _1616_/ZN
 _1617_/ZN
 _1618_/Z
 _1619_/Z
 _1620_/Z
 _1621_/ZN
 _1622_/ZN
 _1623_/Z
 _1624_/Z
 _1625_/ZN
 _1626_/ZN
 _1627_/ZN
 _1628_/ZN
 _1629_/ZN
 _1630_/ZN
 _1631_/ZN
 _1632_/ZN
 _1633_/Z
 _1634_/Z
 _1635_/ZN
 _1636_/Z
 _1637_/ZN
 _1638_/ZN
 _1639_/ZN
 _1640_/Z
 _1641_/ZN
 _1642_/Z
 _1643_/ZN
 _1644_/ZN
 _1645_/ZN
 _1646_/Z
 _1647_/ZN
 _1648_/ZN
 _1649_/ZN
 _1650_/ZN
 _1651_/ZN
 _1652_/ZN
 _1653_/Z
 _1654_/Z
 _1655_/ZN
 _1656_/Z
 _1657_/ZN
 _1658_/Z
 _1659_/Z
 _1660_/ZN
 _1661_/ZN
 _1662_/ZN
 _1663_/ZN
 _1664_/ZN
 _1665_/ZN
 _1666_/ZN
 _1667_/Z
 _1668_/ZN
 _1669_/Z
 _1670_/Z
 _1671_/ZN
 _1672_/ZN
 _1673_/ZN
 _1674_/Z
 _1675_/Z
 _1676_/ZN
 _1677_/Z
 _1678_/ZN
 _1679_/ZN
 _1680_/ZN
 _1681_/ZN
 _1682_/ZN
 _1683_/Z
 _1684_/ZN
 _1685_/Z
 _1686_/ZN
 _1687_/ZN
 _1688_/ZN
 _1689_/Z
 _1690_/ZN
 _1691_/ZN
 _1692_/ZN
 _1693_/ZN
 _1694_/ZN
 _1695_/ZN
 _1696_/Z
 _1697_/Z
 _1698_/ZN
 _1699_/Z
 _1700_/ZN
 _1701_/Z
 _1702_/Z
 _1703_/ZN
 _1704_/ZN
 _1705_/ZN
 _1706_/Z
 _1707_/ZN
 _1708_/ZN
 _1709_/ZN
 _1710_/ZN
 _1711_/Z
 _1712_/Z
 _1713_/ZN
 _1714_/ZN
 _1715_/ZN
 _1716_/ZN
 _1717_/ZN
 _1718_/ZN
 _1719_/ZN
 _1720_/ZN
 _1721_/ZN
 _1722_/ZN
 _1723_/ZN
 _1724_/ZN
 _1725_/ZN
 _1726_/ZN
 _1727_/ZN
 _1728_/ZN
 _1729_/ZN
 _1730_/ZN
 _1731_/ZN
 _1732_/ZN
 _1733_/ZN
 _1734_/ZN
 _1735_/ZN
 _1736_/ZN
 _1737_/Z
 _1738_/ZN
 _1739_/ZN
 _1740_/ZN
 _1741_/ZN
 _1742_/ZN
 _1743_/Z
 _1744_/ZN
 _1745_/Z
 _1746_/ZN
 _1747_/ZN
 _1748_/ZN
 _1749_/ZN
 _1750_/ZN
 _1751_/ZN
 _1752_/ZN
 _1753_/ZN
 _1754_/ZN
 _1755_/ZN
 _1756_/ZN
 _1757_/ZN
 _1758_/ZN
 _1759_/ZN
 _1760_/ZN
 _1761_/ZN
 _1762_/ZN
 _1763_/ZN
 _1764_/ZN
 _1765_/ZN
 _1766_/ZN
 _1767_/ZN
 _1768_/ZN
 _1769_/ZN
 _1770_/ZN
 _1771_/ZN
 _1772_/ZN
 _1773_/Z
 _1774_/Z
 _1775_/Z
 _1776_/ZN
 _1777_/Z
 _1778_/ZN
 _1779_/ZN
 _1780_/Z
 _1781_/ZN
 _1782_/ZN
 _1783_/Z
 _1784_/ZN
 _1785_/ZN
 _1786_/Z
 _1787_/ZN
 _1788_/ZN
 _1789_/ZN
 _1790_/ZN
 _1791_/Z
 _1792_/ZN
 _1793_/Z
 _1794_/ZN
 _1795_/ZN
 _1796_/Z
 _1797_/Z
 _1798_/Z
 _1799_/ZN
 _1800_/ZN
 _1801_/Z
 _1802_/Z
 _1803_/ZN
 _1804_/ZN
 _1805_/ZN
 _1806_/ZN
 _1807_/ZN
 _1808_/ZN
 _1809_/ZN
 _1810_/ZN
 _1811_/ZN
 _1812_/ZN
 _1813_/ZN
 _1814_/ZN
 _1815_/Z
 _1816_/ZN
 _1817_/ZN
 _1818_/ZN
 _1819_/ZN
 _1820_/ZN
 _1821_/ZN
 _1822_/Z
 _1823_/Z
 _1824_/ZN
 _1825_/ZN
 _1826_/ZN
 _1827_/ZN
 _1828_/ZN
 _1829_/ZN
 _1830_/ZN
 _1831_/ZN
 _1832_/ZN
 _1833_/ZN
 _1834_/ZN
 _1835_/ZN
 _1836_/Z
 _1837_/Z
 _1838_/Z
 _1839_/ZN
 _1840_/ZN
 _1841_/ZN
 _1842_/ZN
 _1843_/ZN
 _1844_/ZN
 _1845_/ZN
 _1846_/ZN
 _1847_/Z
 _1848_/Z
 _1849_/ZN
 _1850_/ZN
 _1851_/ZN
 _1852_/ZN
 _1853_/ZN
 _1854_/Z
 _1855_/Z
 _1856_/ZN
 _1857_/ZN
 _1858_/ZN
 _1859_/ZN
 _1860_/ZN
 _1861_/Z
 _1862_/ZN
 _1863_/ZN
 _1864_/ZN
 _1865_/ZN
 _1866_/ZN
 _1867_/Z
 _1868_/ZN
 _1869_/ZN
 _1870_/ZN
 _1871_/ZN
 _1872_/ZN
 _1873_/ZN
 _1874_/Z
 _1875_/ZN
 _1876_/Z
 _1877_/Z
 _1878_/ZN
 _1879_/ZN
 _1880_/ZN
 _1881_/ZN
 _1882_/ZN
 _1883_/Z
 _1884_/Z
 _1885_/Z
 _1886_/ZN
 _1887_/ZN
 _1888_/ZN
 _1889_/ZN
 _1890_/ZN
 _1891_/Z
 _1892_/Z
 _1893_/ZN
 _1894_/ZN
 _1895_/Z
 _1896_/Z
 _1897_/ZN
 _1898_/ZN
 _1899_/ZN
 _1900_/ZN
 _1901_/ZN
 _1902_/Z
 _1903_/ZN
 _1904_/ZN
 _1905_/ZN
 _1906_/ZN
 _1907_/Z
 _1908_/ZN
 _1909_/ZN
 _1910_/ZN
 _1911_/ZN
 _1912_/ZN
 _1913_/ZN
 _1914_/ZN
 _1915_/ZN
 _1916_/Z
 _1917_/Z
 _1918_/ZN
 _1919_/ZN
 _1920_/Z
 _1921_/ZN
 _1922_/ZN
 _1923_/ZN
 _1924_/ZN
 _1925_/Z
 _1926_/ZN
 _1927_/Z
 _1928_/ZN
 _1929_/ZN
 _1930_/ZN
 _1931_/ZN
 _1932_/ZN
 _1933_/Z
 _1934_/Z
 _1935_/ZN
 _1936_/ZN
 _1937_/ZN
 _1938_/ZN
 _1939_/ZN
 _1940_/ZN
 _1941_/Z
 _1942_/ZN
 _1943_/ZN
 _1944_/ZN
 _1945_/ZN
 _1946_/ZN
 _1947_/Z
 _1948_/Z
 _1949_/ZN
 _1950_/ZN
 _1951_/ZN
 _1952_/ZN
 _1953_/Z
 _1954_/ZN
 _1955_/ZN
 _1956_/Z
 _1957_/ZN
 _1958_/Z
 _1959_/Z
 _1960_/ZN
 _1961_/ZN
 _1962_/ZN
 _1963_/ZN
 _1964_/ZN
 _1965_/ZN
 _1966_/Z
 _1967_/Z
 _1968_/ZN
 _1969_/ZN
 _1970_/ZN
 _1971_/ZN
 _1972_/Z
 _1973_/Z
 _1974_/ZN
 _1975_/ZN
 _1976_/Z
 _1977_/ZN
 _1978_/ZN
 _1979_/ZN
 _1980_/ZN
 _1981_/ZN
 _1982_/ZN
 _1983_/Z
 _1984_/Z
 _1985_/ZN
 _1986_/ZN
 _1987_/ZN
 _1988_/ZN
 _1989_/Z
 _1990_/Z
 _1991_/Z
 _1992_/ZN
 _1993_/ZN
 _1994_/ZN
 _1995_/ZN
 _1996_/ZN
 _1997_/Z
 _1998_/Z
 _1999_/ZN
 _2000_/ZN
 _2001_/ZN
 _2002_/ZN
 _2003_/ZN
 _2004_/ZN
 _2005_/ZN
 _2006_/ZN
 _2007_/ZN
 _2008_/ZN
 _2009_/ZN
 _2010_/ZN
 _2011_/Z
 _2012_/ZN
 _2013_/ZN
 _2014_/ZN
 _2015_/ZN
 _2016_/ZN
 _2017_/ZN
 _2018_/ZN
 _2019_/ZN
 _2020_/ZN
 _2021_/ZN
 _2022_/ZN
 _2023_/ZN
 _2024_/ZN
 _2025_/ZN
 _2026_/ZN
 _2027_/ZN
 _2028_/ZN
 _2029_/ZN
 _2030_/ZN
 _2031_/Z
 _2032_/Z
 _2033_/ZN
 _2034_/ZN
 _2035_/ZN
 _2036_/ZN
 _2037_/ZN
 _2038_/Z
 _2039_/ZN
 _2040_/ZN
 _2041_/ZN
 _2042_/ZN
 _2043_/Z
 _2044_/ZN
 _2045_/ZN
 _2046_/Z
 _2047_/ZN
 _2048_/ZN
 _2049_/ZN
 _2050_/ZN
 _2051_/ZN
 _2052_/ZN
 _2053_/ZN
 _2054_/Z
 _2055_/ZN
 _2056_/ZN
 _2057_/ZN
 _2058_/Z
 _2059_/ZN
 _2060_/ZN
 _2061_/ZN
 _2062_/Z
 _2063_/ZN
 _2064_/ZN
 _2065_/ZN
 _2066_/ZN
 _2067_/ZN
 _2068_/ZN
 _2069_/ZN
 _2070_/ZN
 _2071_/ZN
 _2072_/Z
 _2073_/ZN
 _2074_/ZN
 _2075_/Z
 _2076_/ZN
 _2077_/ZN
 _2078_/Z
 _2079_/ZN
 _2080_/Z
 _2081_/ZN
 _2082_/ZN
 _2083_/ZN
 _2084_/ZN
 _2085_/ZN
 _2086_/Z
 _2087_/Z
 _2088_/ZN
 _2089_/ZN
 _2090_/ZN
 _2091_/Z
 _2092_/ZN
 _2093_/ZN
 _2094_/ZN
 _2095_/ZN
 _2096_/ZN
 _2097_/ZN
 _2098_/Z
 _2099_/ZN
 _2100_/Z
 _2101_/ZN
 _2102_/ZN
 _2103_/ZN
 _2104_/Z
 _2105_/Z
 _2106_/ZN
 _2107_/ZN
 _2108_/ZN
 _2109_/ZN
 _2110_/ZN
 _2111_/Z
 _2112_/ZN
 _2113_/ZN
 _2114_/ZN
 _2115_/ZN
 _2116_/ZN
 _2117_/Z
 _2118_/Z
 _2119_/ZN
 _2120_/ZN
 _2121_/ZN
 _2122_/Z
 _2123_/ZN
 _2124_/ZN
 _2125_/ZN
 _2126_/ZN
 _2127_/ZN
 _2128_/ZN
 _2129_/Z
 _2130_/ZN
 _2131_/ZN
 _2132_/ZN
 _2133_/Z
 _2134_/ZN
 _2135_/ZN
 _2136_/ZN
 _2137_/ZN
 _2138_/ZN
 _2139_/ZN
 _2140_/ZN
 _2141_/ZN
 _2142_/ZN
 _2143_/Z
 _2144_/ZN
 _2145_/Z
 _2146_/ZN
 _2147_/ZN
 _2148_/ZN
 _2149_/ZN
 _2150_/ZN
 _2151_/Z
 _2152_/Z
 _2153_/ZN
 _2154_/ZN
 _2155_/ZN
 _2156_/Z
 _2157_/ZN
 _2158_/ZN
 _2159_/ZN
 _2160_/Z
 _2161_/ZN
 _2162_/ZN
 _2163_/ZN
 _2164_/ZN
 _2165_/Z
 _2166_/ZN
 _2167_/ZN
 _2168_/ZN
 _2169_/ZN
 _2170_/ZN
 _2171_/ZN
 _2172_/ZN
 _2173_/ZN
 _2174_/Z
 _2175_/ZN
 _2176_/Z
 _2177_/ZN
 _2178_/ZN
 _2179_/Z
 _2180_/ZN
 _2181_/ZN
 _2182_/ZN
 _2183_/ZN
 _2184_/ZN
 _2185_/ZN
 _2186_/ZN
 _2187_/Z
 _2188_/ZN
 _2189_/ZN
 _2190_/ZN
 _2191_/ZN
 _2192_/ZN
 _2193_/Z
 _2194_/ZN
 _2195_/ZN
 _2196_/ZN
 _2197_/Z
 _2198_/Z
 _2199_/ZN
 _2200_/ZN
 _2201_/ZN
 _2202_/Z
 _2203_/Z
 _2204_/Z
 _2205_/ZN
 _2206_/ZN
 _2207_/ZN
 _2208_/Z
 _2209_/ZN
 _2210_/ZN
 _2211_/ZN
 _2212_/ZN
 _2213_/ZN
 _2214_/ZN
 _2215_/ZN
 _2216_/Z
 _2217_/ZN
 _2218_/ZN
 _2219_/ZN
 _2220_/ZN
 _2221_/ZN
 _2222_/ZN
 _2223_/ZN
 _2224_/Z
 _2225_/ZN
 _2226_/ZN
 _2227_/ZN
 _2228_/ZN
 _2229_/ZN
 _2230_/ZN
 _2231_/ZN
 _2232_/Z
 _2233_/Z
 _2234_/ZN
 _2235_/ZN
 _2236_/ZN
 _2237_/Z
 _2238_/ZN
 _2239_/ZN
 _2240_/Z
 _2241_/Z
 _2242_/ZN
 _2243_/ZN
 _2244_/Z
 _2245_/ZN
 _2246_/ZN
 _2247_/ZN
 _2248_/ZN
 _2249_/ZN
 _2250_/ZN
 _2251_/Z
 _2252_/ZN
 _2253_/ZN
 _2254_/ZN
 _2255_/ZN
 _2256_/ZN
 _2257_/ZN
 _2258_/ZN
 _2259_/ZN
 _2260_/ZN
 _2261_/ZN
 _2262_/ZN
 _2263_/ZN
 _2264_/ZN
 _2265_/ZN
 _2266_/ZN
 _2267_/Z
 _2268_/ZN
 _2269_/ZN
 _2270_/ZN
 _2271_/ZN
 _2272_/ZN
 _2273_/ZN
 _2274_/ZN
 _2275_/ZN
 _2276_/ZN
 _2277_/ZN
 _2278_/ZN
 _2279_/ZN
 _2280_/ZN
 _2281_/ZN
 _2282_/ZN
 _2283_/ZN
 _2284_/ZN
 _2285_/ZN
 _2286_/Q
 _2287_/Q
 _2288_/Q
 _2289_/Q
 _2290_/Q
 _2291_/Q
 _2292_/Q
 _2293_/Q
 _2294_/Q
 _2295_/Q
 _2296_/Q
 _2297_/Q
 _2298_/Q
 _2299_/Q
 _2300_/Q
 _2301_/Q
 _2302_/Q
 _2303_/Q
 _2304_/Q
 _2305_/Q
 _2306_/Q
 _2307_/Q
 _2308_/Q
 _2309_/Q
 _2310_/Q
 _2311_/Q
 _2312_/Q
 _2313_/Q
 _2314_/Q
 _2315_/Q
 _2316_/Q
 _2317_/Q
 _2318_/Q
 _2319_/Q
 _2320_/Q
 _2321_/Q
 _2322_/Q
 _2323_/Q
 _2324_/Q
 _2325_/Q
 _2326_/Q
 _2327_/Q
 _2328_/Q
 _2329_/Q
 _2330_/Q
 _2331_/Q
 _2332_/Q
 _2333_/Q
 _2334_/Q
 _2335_/Q
 _2336_/Q
 _2337_/Q
 _2338_/Q
 _2339_/Q
 _2340_/Q
 _2341_/Q
 _2342_/Q
 _2343_/Q
 _2344_/Q
 _2345_/Q
 _2346_/Q
 _2347_/Q
 _2348_/Q
 _2349_/Q
 _2350_/Q
 _2351_/Q
 _2352_/Q
 _2353_/Q
 _2354_/Q
 _2355_/Q
 _2356_/Q
 _2357_/Q
 _2358_/Q
 _2359_/Q
 _2360_/Q
 _2361_/Q
 _2362_/Q
 _2363_/Q
 _2364_/Q
 _2365_/Q
 _2366_/Q
 _2367_/Q
 _2368_/Q
 _2369_/Q
 _2370_/Q
 _2371_/Q
 _2372_/Q
 _2373_/Q
 _2374_/Q
 _2375_/Q
 _2376_/Q
 _2377_/Q
 _2378_/Q
 _2379_/Q
 _2380_/Q
 _2381_/Q
 _2382_/Q
 _2383_/Q
 _2384_/Q
 _2385_/Q
 _2386_/Q
 _2387_/Q
 _2388_/Q
 _2389_/Q
 _2390_/Q
 _2391_/Q
 _2392_/Q
 _2393_/Q
 _2394_/Q
 _2395_/Q
 _2396_/Q
 _2397_/Q
 _2398_/Q
 _2399_/Q
 _2400_/Q
 _2401_/Q
 _2402_/Q
 _2403_/Q
 _2404_/Q
 _2405_/Q
 _2406_/Q
 _2407_/Q
 _2408_/Q
 _2409_/Q
 _2410_/Q
 _2411_/Q
 _2412_/Q
 _2413_/Q
 _2414_/Q
 _2415_/Q
 _2416_/Q
 _2417_/Q
 _2418_/Q
 _2419_/Q
 _2420_/Q
 _2421_/Q
 _2422_/Q
 _2423_/Q
 _2424_/Q
 _2425_/Q
 _2426_/Q
 _2427_/Q
 _2428_/Q
 _2429_/Q
 _2430_/Q
 _2431_/Q
 _2432_/Q
 _2433_/Q
 _2434_/Q
 _2435_/Q
 _2436_/Q
 _2437_/Q
 _2438_/Q
 _2439_/Q
 _2440_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 186
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ff_n40C_5v50 186
max fanout violation count 70
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ff_n40C_5v50 70
max cap violation count 5
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ff_n40C_5v50 5
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           4.855363e-03 8.643974e-04 7.400397e-08 5.719834e-03  58.4%
Combinational        2.709061e-03 1.365532e-03 1.625777e-07 4.074756e-03  41.6%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                7.564426e-03 2.229929e-03 2.365816e-07 9.794592e-03 100.0%
                            77.2%        22.8%         0.0%
%OL_METRIC_F power__internal__total 0.0075644259341061115
%OL_METRIC_F power__switching__total 0.0022299292031675577
%OL_METRIC_F power__leakage__total 2.365815987559472e-7
%OL_METRIC_F power__total 0.009794591926038265

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ff_n40C_5v50 0.7331282455289375
======================= nom_ff_n40C_5v50 Corner ===================================

Clock sys_clk
1.610426 source latency _2319_/CLK ^
-0.627298 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
0.733128 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ff_n40C_5v50 1.2331283010400902
======================= nom_ff_n40C_5v50 Corner ===================================

Clock sys_clk
1.610426 source latency _2319_/CLK ^
-0.627298 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
1.233128 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ff_n40C_5v50 0.23193653210060086
nom_ff_n40C_5v50: 0.23193653210060086
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ff_n40C_5v50 11.419994162447171
nom_ff_n40C_5v50: 11.419994162447171
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ff_n40C_5v50 0
nom_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ff_n40C_5v50 0.0
nom_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ff_n40C_5v50 0.231937
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
sys_clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: no
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.627298         network latency _2286_/CLK
        1.610426 network latency _2319_/CLK
---------------
0.627298 1.610426 latency
        0.983128 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.163317         network latency _2319_/CLK
        1.163317 network latency _2319_/CLK
---------------
1.163317 1.163317 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.395883         network latency _2286_/CLK
        0.395883 network latency _2286_/CLK
---------------
0.395883 0.395883 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 9.45 fmax = 105.77
%OL_END_REPORT
Writing SDF files for all corners…
