#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c43c92f2c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c43c92ea20 .scope module, "filter_manager_tb" "filter_manager_tb" 3 4;
 .timescale -9 -12;
P_0x55c43c953c70 .param/l "CAPTURE_LENGTH" 1 3 6, +C4<00000000000000000000001111101000>;
v0x55c43c9f70f0_0 .var "axiid", 7 0;
v0x55c43c9f7220_0 .var "axiiv", 0 0;
v0x55c43c9f72e0_0 .var "clk", 0 0;
v0x55c43c9f73b0_0 .var "rst", 0 0;
v0x55c43c9f7450 .array "test_signal_buffer", 999 0, 7 0;
v0x55c43c9f74f0_0 .var "trigger", 0 0;
S_0x55c43c91c590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 55, 3 55 0, S_0x55c43c92ea20;
 .timescale -9 -12;
v0x55c43c9b24d0_0 .var/2s "i", 31 0;
S_0x55c43c91cd40 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 75, 3 75 0, S_0x55c43c92ea20;
 .timescale -9 -12;
v0x55c43c9b2be0_0 .var/2s "i", 31 0;
S_0x55c43c91c9c0 .scope module, "filter_manager_inst" "filter_manager" 3 20, 4 4 0, S_0x55c43c92ea20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /INPUT 1 "axiiv";
    .port_info 4 /INPUT 8 "axiid";
    .port_info 5 /OUTPUT 1 "uart_tx";
P_0x55c43c9eb030 .param/l "CAPTURE_LENGTH" 0 4 4, +C4<00000000000000000000001111101000>;
P_0x55c43c9eb070 .param/l "MATCH_SCORE_WIDTH" 1 4 13, +C4<00000000000000000000000000100000>;
P_0x55c43c9eb0b0 .param/l "SAMPLE_DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x55c43c9eb0f0 .param/l "STATE_CAPTURE" 1 4 83, C4<0010>;
P_0x55c43c9eb130 .param/l "STATE_DUMP" 1 4 84, C4<0100>;
P_0x55c43c9eb170 .param/l "STATE_FILTER" 1 4 85, C4<1000>;
P_0x55c43c9eb1b0 .param/l "STATE_START" 1 4 82, C4<0001>;
L_0x55c43c9b0c20 .functor AND 1, v0x55c43c9f7220_0, v0x55c43c9f5f30_0, C4<1>, C4<1>;
v0x55c43c9f5db0_0 .net "axiid", 7 0, v0x55c43c9f70f0_0;  1 drivers
v0x55c43c9f5e90_0 .net "axiiv", 0 0, v0x55c43c9f7220_0;  1 drivers
v0x55c43c9f5f30_0 .var "capturing", 0 0;
v0x55c43c9f5fd0_0 .net "clk", 0 0, v0x55c43c9f72e0_0;  1 drivers
v0x55c43c9f6070_0 .var "filter_repetitions_counter", 9 0;
v0x55c43c9f6150_0 .net "matched_filter_1_axiod", 31 0, v0x55c43c9f0010_0;  1 drivers
v0x55c43c9f6210_0 .net "matched_filter_1_axiov", 0 0, v0x55c43c9f00f0_0;  1 drivers
v0x55c43c9f62e0_0 .net "matched_filter_2_axiod", 31 0, v0x55c43c9f3dd0_0;  1 drivers
v0x55c43c9f63b0_0 .net "matched_filter_2_axiov", 0 0, v0x55c43c9f3e90_0;  1 drivers
v0x55c43c9f6510_0 .var "matched_filter_axiid", 7 0;
v0x55c43c9f65b0_0 .var "matched_filter_axiiv", 0 0;
v0x55c43c9f66a0_0 .var "matched_filter_axiiv_pipe_1", 0 0;
v0x55c43c9f6740_0 .var "matched_filter_axiiv_pipe_2", 0 0;
v0x55c43c9f67e0_0 .var "ram_read_addr", 11 0;
v0x55c43c9f68c0_0 .net "ram_read_data", 7 0, L_0x55c43c9b0570;  1 drivers
v0x55c43c9f6980_0 .var "ram_write_addr", 9 0;
v0x55c43c9f6a20_0 .net "rst", 0 0, v0x55c43c9f73b0_0;  1 drivers
v0x55c43c9f6bd0_0 .var "state", 3 0;
v0x55c43c9f6c90_0 .net "trigger", 0 0, v0x55c43c9f74f0_0;  1 drivers
v0x55c43c9f6d50_0 .var "uart_axiid", 7 0;
v0x55c43c9f6e40_0 .var "uart_axiiv", 0 0;
v0x55c43c9f6f10_0 .net "uart_axiready", 0 0, v0x55c43c9f5660_0;  1 drivers
v0x55c43c9f6fe0_0 .net "uart_tx", 0 0, v0x55c43c9f5c30_0;  1 drivers
L_0x55c43c9f7640 .part v0x55c43c9f67e0_0, 0, 10;
S_0x55c43c9eb4b0 .scope module, "capture_buffer" "xilinx_true_dual_port_read_first_1_clock_ram" 4 23, 5 11 0, S_0x55c43c91c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "web";
    .port_info 7 /INPUT 1 "ena";
    .port_info 8 /INPUT 1 "enb";
    .port_info 9 /INPUT 1 "rsta";
    .port_info 10 /INPUT 1 "rstb";
    .port_info 11 /INPUT 1 "regcea";
    .port_info 12 /INPUT 1 "regceb";
    .port_info 13 /OUTPUT 8 "douta";
    .port_info 14 /OUTPUT 8 "doutb";
P_0x55c43c9eb690 .param/str "INIT_FILE" 0 5 15, "\000";
P_0x55c43c9eb6d0 .param/str "NAME" 0 5 16, "Filter manager capture buffer";
P_0x55c43c9eb710 .param/l "RAM_DEPTH" 0 5 13, +C4<00000000000000000000001111101000>;
P_0x55c43c9eb750 .param/str "RAM_PERFORMANCE" 0 5 14, "HIGH_PERFORMANCE";
P_0x55c43c9eb790 .param/l "RAM_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
v0x55c43c9ec400 .array "BRAM", 0 999, 7 0;
v0x55c43c9ec4e0_0 .net "addra", 9 0, v0x55c43c9f6980_0;  1 drivers
v0x55c43c9ec5c0_0 .net "addrb", 9 0, L_0x55c43c9f7640;  1 drivers
v0x55c43c9ec6b0_0 .net "clka", 0 0, v0x55c43c9f72e0_0;  alias, 1 drivers
v0x55c43c9ec770_0 .net "dina", 7 0, v0x55c43c9f70f0_0;  alias, 1 drivers
o0x7fd135094228 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c43c9ec8a0_0 .net "dinb", 7 0, o0x7fd135094228;  0 drivers
v0x55c43c9ec980_0 .net "douta", 7 0, L_0x55c43c9b2ac0;  1 drivers
v0x55c43c9eca60_0 .net "doutb", 7 0, L_0x55c43c9b0570;  alias, 1 drivers
L_0x7fd13504b060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ecb40_0 .net "ena", 0 0, L_0x7fd13504b060;  1 drivers
L_0x7fd13504b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ecc00_0 .net "enb", 0 0, L_0x7fd13504b0a8;  1 drivers
v0x55c43c9eccc0_0 .var "ram_data_a", 7 0;
v0x55c43c9ecda0_0 .var "ram_data_b", 7 0;
L_0x7fd13504b180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ece80_0 .net "regcea", 0 0, L_0x7fd13504b180;  1 drivers
L_0x7fd13504b1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ecf40_0 .net "regceb", 0 0, L_0x7fd13504b1c8;  1 drivers
L_0x7fd13504b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ed000_0 .net "rsta", 0 0, L_0x7fd13504b0f0;  1 drivers
L_0x7fd13504b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ed0c0_0 .net "rstb", 0 0, L_0x7fd13504b138;  1 drivers
v0x55c43c9ed180_0 .net "wea", 0 0, L_0x55c43c9b0c20;  1 drivers
L_0x7fd13504b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ed240_0 .net "web", 0 0, L_0x7fd13504b018;  1 drivers
S_0x55c43c9ebc00 .scope function.vec4.u32, "clogb2" "clogb2" 5 102, 5 102 0, S_0x55c43c9eb4b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x55c43c9ebc00
v0x55c43c94b750_0 .var/i "depth", 31 0;
TD_filter_manager_tb.filter_manager_inst.capture_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x55c43c94b750_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55c43c94b750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55c43c94b750_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x55c43c9ebe50 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 41, 5 41 0, S_0x55c43c9eb4b0;
 .timescale -9 -12;
v0x55c43c9a87f0_0 .var/i "ram_index", 31 0;
S_0x55c43c9ec090 .scope generate, "output_register" "output_register" 5 70, 5 70 0, S_0x55c43c9eb4b0;
 .timescale -9 -12;
L_0x55c43c9b2ac0 .functor BUFZ 8, v0x55c43c94b470_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c43c9b0570 .functor BUFZ 8, v0x55c43c9ec320_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c43c94b470_0 .var "douta_reg", 7 0;
v0x55c43c9ec320_0 .var "doutb_reg", 7 0;
E_0x55c43c95cdd0 .event posedge, v0x55c43c9ec6b0_0;
S_0x55c43c9ed4e0 .scope module, "matched_filter_1" "matched_filter" 4 64, 6 4 0, S_0x55c43c91c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 8 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 32 "axiod";
    .port_info 6 /OUTPUT 32 "dot_product_out";
P_0x55c43c945410 .param/l "CAPTURE_LENGTH" 0 6 4, +C4<00000000000000000000001111101000>;
P_0x55c43c945450 .param/str "FINGERPRINT_MEMORY_FILE" 0 6 4, "sim/FT70D_bufferdump_1_zero_mean.memh";
P_0x55c43c945490 .param/l "MATCH_SCORE_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x55c43c9454d0 .param/l "SAMPLE_DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x55c43c945510 .param/l "STATE_FILTER" 1 6 53, C4<010>;
P_0x55c43c945550 .param/l "STATE_OUTPUT" 1 6 54, C4<100>;
P_0x55c43c945590 .param/l "STATE_SUM" 1 6 52, C4<001>;
P_0x55c43c9455d0 .param/l "SUM_WIDTH" 1 6 41, +C4<00000000000000000000000000010010>;
v0x55c43c9efcb0_0 .net "axiid", 7 0, v0x55c43c9f6510_0;  1 drivers
v0x55c43c9efdb0_0 .var "axiid_pipe_1", 7 0;
v0x55c43c9efe90_0 .var "axiid_pipe_2", 7 0;
v0x55c43c9eff50_0 .net "axiiv", 0 0, v0x55c43c9f65b0_0;  1 drivers
v0x55c43c9f0010_0 .var "axiod", 31 0;
v0x55c43c9f00f0_0 .var "axiov", 0 0;
v0x55c43c9f01b0_0 .net "clk", 0 0, v0x55c43c9f72e0_0;  alias, 1 drivers
v0x55c43c9f02a0_0 .var/s "dot_product", 31 0;
v0x55c43c9f0380_0 .var "dot_product_out", 31 0;
v0x55c43c9f0460_0 .var/s "max_dot_product", 31 0;
v0x55c43c9f0540_0 .var "phase_shift", 9 0;
v0x55c43c9f0620_0 .var "ram_read_addr", 9 0;
v0x55c43c9f06e0_0 .var "ram_read_addr_was_valid", 0 0;
v0x55c43c9f0780_0 .var "ram_read_addr_was_valid_pipe_1", 0 0;
v0x55c43c9f0840_0 .var "ram_read_addr_was_valid_pipe_2", 0 0;
v0x55c43c9f0900_0 .net/s "ram_read_data", 7 0, L_0x55c43c9a8060;  1 drivers
v0x55c43c9f09c0_0 .var "ram_write_addr", 9 0;
v0x55c43c9f0ba0_0 .var/s "ram_write_data", 7 0;
v0x55c43c9f0c70_0 .var "ram_write_enable", 0 0;
v0x55c43c9f0d40_0 .net "rst", 0 0, v0x55c43c9f73b0_0;  alias, 1 drivers
v0x55c43c9f0de0_0 .var "sample_counter", 9 0;
v0x55c43c9f0ea0_0 .var "state", 2 0;
v0x55c43c9f0f80_0 .var "sum_accumulator", 17 0;
S_0x55c43c9edbe0 .scope module, "fingerprint_buffer" "xilinx_true_dual_port_read_first_1_clock_ram" 6 23, 5 11 0, S_0x55c43c9ed4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "web";
    .port_info 7 /INPUT 1 "ena";
    .port_info 8 /INPUT 1 "enb";
    .port_info 9 /INPUT 1 "rsta";
    .port_info 10 /INPUT 1 "rstb";
    .port_info 11 /INPUT 1 "regcea";
    .port_info 12 /INPUT 1 "regceb";
    .port_info 13 /OUTPUT 8 "douta";
    .port_info 14 /OUTPUT 8 "doutb";
P_0x55c43c9edd70 .param/str "INIT_FILE" 0 5 15, "sim/FT70D_bufferdump_1_zero_mean.memh";
P_0x55c43c9eddb0 .param/str "NAME" 0 5 16, "Matched filter fingerprint buffer";
P_0x55c43c9eddf0 .param/l "RAM_DEPTH" 0 5 13, +C4<00000000000000000000001111101000>;
P_0x55c43c9ede30 .param/str "RAM_PERFORMANCE" 0 5 14, "HIGH_PERFORMANCE";
P_0x55c43c9ede70 .param/l "RAM_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
v0x55c43c9eec00 .array "BRAM", 0 999, 7 0;
v0x55c43c9eecc0_0 .net "addra", 9 0, v0x55c43c9f0620_0;  1 drivers
v0x55c43c9eeda0_0 .net "addrb", 9 0, v0x55c43c9f09c0_0;  1 drivers
v0x55c43c9eee90_0 .net "clka", 0 0, v0x55c43c9f72e0_0;  alias, 1 drivers
o0x7fd135094888 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c43c9eef60_0 .net "dina", 7 0, o0x7fd135094888;  0 drivers
v0x55c43c9ef070_0 .net "dinb", 7 0, v0x55c43c9f0ba0_0;  1 drivers
v0x55c43c9ef150_0 .net "douta", 7 0, L_0x55c43c9a8060;  alias, 1 drivers
v0x55c43c9ef230_0 .net "doutb", 7 0, L_0x55c43c9a86d0;  1 drivers
L_0x7fd13504b258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ef310_0 .net "ena", 0 0, L_0x7fd13504b258;  1 drivers
L_0x7fd13504b2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ef3d0_0 .net "enb", 0 0, L_0x7fd13504b2a0;  1 drivers
v0x55c43c9ef490_0 .var "ram_data_a", 7 0;
v0x55c43c9ef570_0 .var "ram_data_b", 7 0;
L_0x7fd13504b378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ef650_0 .net "regcea", 0 0, L_0x7fd13504b378;  1 drivers
L_0x7fd13504b3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ef710_0 .net "regceb", 0 0, L_0x7fd13504b3c0;  1 drivers
L_0x7fd13504b2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ef7d0_0 .net "rsta", 0 0, L_0x7fd13504b2e8;  1 drivers
L_0x7fd13504b330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ef890_0 .net "rstb", 0 0, L_0x7fd13504b330;  1 drivers
L_0x7fd13504b210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c43c9ef950_0 .net "wea", 0 0, L_0x7fd13504b210;  1 drivers
v0x55c43c9efa10_0 .net "web", 0 0, v0x55c43c9f0c70_0;  1 drivers
S_0x55c43c9ee2f0 .scope function.vec4.u32, "clogb2" "clogb2" 5 102, 5 102 0, S_0x55c43c9edbe0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x55c43c9ee2f0
v0x55c43c9ee5a0_0 .var/i "depth", 31 0;
TD_filter_manager_tb.filter_manager_inst.matched_filter_1.fingerprint_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x55c43c9ee5a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x55c43c9ee5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55c43c9ee5a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x55c43c9ee680 .scope generate, "output_register" "output_register" 5 70, 5 70 0, S_0x55c43c9edbe0;
 .timescale -9 -12;
L_0x55c43c9a8060 .functor BUFZ 8, v0x55c43c9ee830_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c43c9a86d0 .functor BUFZ 8, v0x55c43c9ee910_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c43c9ee830_0 .var "douta_reg", 7 0;
v0x55c43c9ee910_0 .var "doutb_reg", 7 0;
S_0x55c43c9ee9f0 .scope generate, "use_init_file" "use_init_file" 5 41, 5 41 0, S_0x55c43c9edbe0;
 .timescale -9 -12;
S_0x55c43c9f1140 .scope module, "matched_filter_2" "matched_filter" 4 73, 6 4 0, S_0x55c43c91c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 8 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 32 "axiod";
    .port_info 6 /OUTPUT 32 "dot_product_out";
P_0x55c43c94a400 .param/l "CAPTURE_LENGTH" 0 6 4, +C4<00000000000000000000001111101000>;
P_0x55c43c94a440 .param/str "FINGERPRINT_MEMORY_FILE" 0 6 4, "sim/FT3D_bufferdump_1_zero_mean.memh";
P_0x55c43c94a480 .param/l "MATCH_SCORE_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x55c43c94a4c0 .param/l "SAMPLE_DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x55c43c94a500 .param/l "STATE_FILTER" 1 6 53, C4<010>;
P_0x55c43c94a540 .param/l "STATE_OUTPUT" 1 6 54, C4<100>;
P_0x55c43c94a580 .param/l "STATE_SUM" 1 6 52, C4<001>;
P_0x55c43c94a5c0 .param/l "SUM_WIDTH" 1 6 41, +C4<00000000000000000000000000010010>;
v0x55c43c9f3a70_0 .net "axiid", 7 0, v0x55c43c9f6510_0;  alias, 1 drivers
v0x55c43c9f3b50_0 .var "axiid_pipe_1", 7 0;
v0x55c43c9f3c10_0 .var "axiid_pipe_2", 7 0;
v0x55c43c9f3d00_0 .net "axiiv", 0 0, v0x55c43c9f65b0_0;  alias, 1 drivers
v0x55c43c9f3dd0_0 .var "axiod", 31 0;
v0x55c43c9f3e90_0 .var "axiov", 0 0;
v0x55c43c9f3f50_0 .net "clk", 0 0, v0x55c43c9f72e0_0;  alias, 1 drivers
v0x55c43c9f3ff0_0 .var/s "dot_product", 31 0;
v0x55c43c9f40d0_0 .var "dot_product_out", 31 0;
v0x55c43c9f41b0_0 .var/s "max_dot_product", 31 0;
v0x55c43c9f4290_0 .var "phase_shift", 9 0;
v0x55c43c9f4370_0 .var "ram_read_addr", 9 0;
v0x55c43c9f4430_0 .var "ram_read_addr_was_valid", 0 0;
v0x55c43c9f44d0_0 .var "ram_read_addr_was_valid_pipe_1", 0 0;
v0x55c43c9f4590_0 .var "ram_read_addr_was_valid_pipe_2", 0 0;
v0x55c43c9f4650_0 .net/s "ram_read_data", 7 0, L_0x55c43c946f70;  1 drivers
v0x55c43c9f4740_0 .var "ram_write_addr", 9 0;
v0x55c43c9f4920_0 .var/s "ram_write_data", 7 0;
v0x55c43c9f49f0_0 .var "ram_write_enable", 0 0;
v0x55c43c9f4ac0_0 .net "rst", 0 0, v0x55c43c9f73b0_0;  alias, 1 drivers
v0x55c43c9f4b90_0 .var "sample_counter", 9 0;
v0x55c43c9f4c30_0 .var "state", 2 0;
v0x55c43c9f4cf0_0 .var "sum_accumulator", 17 0;
S_0x55c43c9f1820 .scope module, "fingerprint_buffer" "xilinx_true_dual_port_read_first_1_clock_ram" 6 23, 5 11 0, S_0x55c43c9f1140;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 8 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "web";
    .port_info 7 /INPUT 1 "ena";
    .port_info 8 /INPUT 1 "enb";
    .port_info 9 /INPUT 1 "rsta";
    .port_info 10 /INPUT 1 "rstb";
    .port_info 11 /INPUT 1 "regcea";
    .port_info 12 /INPUT 1 "regceb";
    .port_info 13 /OUTPUT 8 "douta";
    .port_info 14 /OUTPUT 8 "doutb";
P_0x55c43c9f19b0 .param/str "INIT_FILE" 0 5 15, "sim/FT3D_bufferdump_1_zero_mean.memh";
P_0x55c43c9f19f0 .param/str "NAME" 0 5 16, "Matched filter fingerprint buffer";
P_0x55c43c9f1a30 .param/l "RAM_DEPTH" 0 5 13, +C4<00000000000000000000001111101000>;
P_0x55c43c9f1a70 .param/str "RAM_PERFORMANCE" 0 5 14, "HIGH_PERFORMANCE";
P_0x55c43c9f1ab0 .param/l "RAM_WIDTH" 0 5 12, +C4<00000000000000000000000000001000>;
v0x55c43c9f2840 .array "BRAM", 0 999, 7 0;
v0x55c43c9f2900_0 .net "addra", 9 0, v0x55c43c9f4370_0;  1 drivers
v0x55c43c9f29e0_0 .net "addrb", 9 0, v0x55c43c9f4740_0;  1 drivers
v0x55c43c9f2ad0_0 .net "clka", 0 0, v0x55c43c9f72e0_0;  alias, 1 drivers
o0x7fd135095398 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c43c9f2b70_0 .net "dina", 7 0, o0x7fd135095398;  0 drivers
v0x55c43c9f2ca0_0 .net "dinb", 7 0, v0x55c43c9f4920_0;  1 drivers
v0x55c43c9f2d80_0 .net "douta", 7 0, L_0x55c43c946f70;  alias, 1 drivers
v0x55c43c9f2e60_0 .net "doutb", 7 0, L_0x55c43c9cb590;  1 drivers
L_0x7fd13504b450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9f2f40_0 .net "ena", 0 0, L_0x7fd13504b450;  1 drivers
L_0x7fd13504b498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9f3000_0 .net "enb", 0 0, L_0x7fd13504b498;  1 drivers
v0x55c43c9f30c0_0 .var "ram_data_a", 7 0;
v0x55c43c9f31a0_0 .var "ram_data_b", 7 0;
L_0x7fd13504b570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9f3280_0 .net "regcea", 0 0, L_0x7fd13504b570;  1 drivers
L_0x7fd13504b5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c43c9f3340_0 .net "regceb", 0 0, L_0x7fd13504b5b8;  1 drivers
L_0x7fd13504b4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c43c9f3400_0 .net "rsta", 0 0, L_0x7fd13504b4e0;  1 drivers
L_0x7fd13504b528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c43c9f34c0_0 .net "rstb", 0 0, L_0x7fd13504b528;  1 drivers
L_0x7fd13504b408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c43c9f3580_0 .net "wea", 0 0, L_0x7fd13504b408;  1 drivers
v0x55c43c9f3750_0 .net "web", 0 0, v0x55c43c9f49f0_0;  1 drivers
S_0x55c43c9f1f30 .scope function.vec4.u32, "clogb2" "clogb2" 5 102, 5 102 0, S_0x55c43c9f1820;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x55c43c9f1f30
v0x55c43c9f21e0_0 .var/i "depth", 31 0;
TD_filter_manager_tb.filter_manager_inst.matched_filter_2.fingerprint_buffer.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x55c43c9f21e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x55c43c9f21e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55c43c9f21e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x55c43c9f22c0 .scope generate, "output_register" "output_register" 5 70, 5 70 0, S_0x55c43c9f1820;
 .timescale -9 -12;
L_0x55c43c946f70 .functor BUFZ 8, v0x55c43c9f2470_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c43c9cb590 .functor BUFZ 8, v0x55c43c9f2550_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c43c9f2470_0 .var "douta_reg", 7 0;
v0x55c43c9f2550_0 .var "doutb_reg", 7 0;
S_0x55c43c9f2630 .scope generate, "use_init_file" "use_init_file" 5 41, 5 41 0, S_0x55c43c9f1820;
 .timescale -9 -12;
S_0x55c43c9f4eb0 .scope module, "uart_inst" "uart" 4 45, 7 4 0, S_0x55c43c91c9c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 8 "axiid";
    .port_info 4 /OUTPUT 1 "axiready";
    .port_info 5 /OUTPUT 1 "uart_tx";
P_0x55c43c9f5040 .param/l "BAUD_RATE" 0 7 4, +C4<00000000000000011100001000000000>;
P_0x55c43c9f5080 .param/l "CLOCK_CYCLES_PER_BIT" 1 7 13, +C4<00000000000000000000001101100100>;
P_0x55c43c9f50c0 .param/l "STATE_START" 1 7 22, C4<01>;
P_0x55c43c9f5100 .param/l "STATE_TRANSMIT" 1 7 23, C4<10>;
v0x55c43c9f53f0_0 .net "axiid", 7 0, v0x55c43c9f6d50_0;  1 drivers
v0x55c43c9f54d0_0 .net "axiid_parity", 0 0, L_0x55c43c9f7960;  1 drivers
v0x55c43c9f5590_0 .net "axiiv", 0 0, v0x55c43c9f6e40_0;  1 drivers
v0x55c43c9f5660_0 .var "axiready", 0 0;
v0x55c43c9f5720_0 .net "clk", 0 0, v0x55c43c9f72e0_0;  alias, 1 drivers
v0x55c43c9f57c0_0 .net "rst", 0 0, v0x55c43c9f73b0_0;  alias, 1 drivers
v0x55c43c9f58b0_0 .var "state", 1 0;
v0x55c43c9f5990_0 .var "tx_bit_counter", 4 0;
v0x55c43c9f5a70_0 .var "tx_buffer", 15 0;
v0x55c43c9f5b50_0 .var "tx_clock_counter", 9 0;
v0x55c43c9f5c30_0 .var "uart_tx", 0 0;
L_0x55c43c9f7960 .reduce/xor v0x55c43c9f6d50_0;
    .scope S_0x55c43c9ebe50;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c43c9a87f0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55c43c9a87f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c43c9a87f0_0;
    %store/vec4a v0x55c43c9ec400, 4, 0;
    %load/vec4 v0x55c43c9a87f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c43c9a87f0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x55c43c9ec090;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c94b470_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9ec320_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x55c43c9ec090;
T_5 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9ed000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c94b470_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c43c9ece80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c43c9eccc0_0;
    %assign/vec4 v0x55c43c94b470_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c43c9ec090;
T_6 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9ed0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9ec320_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c43c9ecf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55c43c9ecda0_0;
    %assign/vec4 v0x55c43c9ec320_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c43c9eb4b0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9eccc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9ecda0_0, 0, 8;
    %end;
    .thread T_7, $init;
    .scope S_0x55c43c9eb4b0;
T_8 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9ecb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55c43c9ed180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55c43c9ec770_0;
    %load/vec4 v0x55c43c9ec4e0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c43c9ec400, 0, 4;
    %vpi_call/w 5 56 "$display", "Writing %d to RAM %s at address %d.", v0x55c43c9ec770_0, P_0x55c43c9eb6d0, v0x55c43c9ec4e0_0 {0 0 0};
T_8.2 ;
    %load/vec4 v0x55c43c9ec4e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55c43c9ec400, 4;
    %assign/vec4 v0x55c43c9eccc0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c43c9eb4b0;
T_9 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9ecc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55c43c9ed240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55c43c9ec8a0_0;
    %load/vec4 v0x55c43c9ec5c0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c43c9ec400, 0, 4;
T_9.2 ;
    %load/vec4 v0x55c43c9ec5c0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55c43c9ec400, 4;
    %assign/vec4 v0x55c43c9ecda0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55c43c9f4eb0;
T_10 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9f57c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55c43c9f5a70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f5b50_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x55c43c9f5990_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c43c9f58b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55c43c9f58b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c43c9f58b0_0, 0;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x55c43c9f5590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c43c9f53f0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c43c9f53f0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c43c9f53f0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c43c9f53f0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c43c9f53f0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c43c9f53f0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c43c9f53f0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c43c9f53f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c43c9f54d0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %concati/vec4 31, 0, 5;
    %assign/vec4 v0x55c43c9f5a70_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f5b50_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x55c43c9f5990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f5660_0, 0;
    %vpi_call/w 7 41 "$display", "UART transmitting decimal %d hex %h.", v0x55c43c9f53f0_0, v0x55c43c9f53f0_0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55c43c9f58b0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43c9f5c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43c9f5660_0, 0;
T_10.7 ;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x55c43c9f5b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x55c43c9f5990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55c43c9f58b0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x55c43c9f5a70_0;
    %load/vec4 v0x55c43c9f5990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x55c43c9f5c30_0, 0;
    %load/vec4 v0x55c43c9f5990_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55c43c9f5990_0, 0;
    %load/vec4 v0x55c43c9f5b50_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c43c9f5b50_0, 0;
T_10.11 ;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x55c43c9f5b50_0;
    %pad/u 32;
    %cmpi/e 868, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f5b50_0, 0;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x55c43c9f5b50_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c43c9f5b50_0, 0;
T_10.13 ;
T_10.9 ;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c43c9ee9f0;
T_11 ;
    %vpi_call/w 5 43 "$readmemh", P_0x55c43c9edd70, v0x55c43c9eec00, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55c43c9ee680;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9ee830_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9ee910_0, 0, 8;
    %end;
    .thread T_12, $init;
    .scope S_0x55c43c9ee680;
T_13 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9ef7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9ee830_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55c43c9ef650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55c43c9ef490_0;
    %assign/vec4 v0x55c43c9ee830_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55c43c9ee680;
T_14 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9ef890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9ee910_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55c43c9ef710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55c43c9ef570_0;
    %assign/vec4 v0x55c43c9ee910_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c43c9edbe0;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9ef490_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9ef570_0, 0, 8;
    %end;
    .thread T_15, $init;
    .scope S_0x55c43c9edbe0;
T_16 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9ef310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55c43c9ef950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55c43c9eef60_0;
    %load/vec4 v0x55c43c9eecc0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c43c9eec00, 0, 4;
    %vpi_call/w 5 56 "$display", "Writing %d to RAM %s at address %d.", v0x55c43c9eef60_0, P_0x55c43c9eddb0, v0x55c43c9eecc0_0 {0 0 0};
T_16.2 ;
    %load/vec4 v0x55c43c9eecc0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55c43c9eec00, 4;
    %assign/vec4 v0x55c43c9ef490_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c43c9edbe0;
T_17 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9ef3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55c43c9efa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55c43c9ef070_0;
    %load/vec4 v0x55c43c9eeda0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c43c9eec00, 0, 4;
T_17.2 ;
    %load/vec4 v0x55c43c9eeda0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55c43c9eec00, 4;
    %assign/vec4 v0x55c43c9ef570_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c43c9ed4e0;
T_18 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9f0d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55c43c9f0f80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f0620_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f09c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9f0ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f0c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9efdb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9efe90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c43c9f02a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c43c9f0460_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f0de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f06e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f0780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f0840_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c43c9f0ea0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55c43c9f0ea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c43c9f0ea0_0, 0;
    %jmp T_18.6;
T_18.2 ;
    %load/vec4 v0x55c43c9f0de0_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_18.7, 4;
    %load/vec4 v0x55c43c9f0f80_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %div;
    %pad/u 18;
    %assign/vec4 v0x55c43c9f0f80_0, 0;
    %load/vec4 v0x55c43c9f0f80_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %div;
    %vpi_call/w 6 78 "$display", "Mean of signal computed: %d", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f0540_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f0de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c43c9f02a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c43c9f0460_0, 0;
    %vpi_call/w 6 83 "$display", "Matched filter transitioning to STATE_FILTER." {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c43c9f0ea0_0, 0;
    %jmp T_18.8;
T_18.7 ;
    %load/vec4 v0x55c43c9eff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.9, 8;
    %load/vec4 v0x55c43c9f0f80_0;
    %load/vec4 v0x55c43c9efcb0_0;
    %pad/u 18;
    %add;
    %assign/vec4 v0x55c43c9f0f80_0, 0;
    %load/vec4 v0x55c43c9f0de0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c43c9f0de0_0, 0;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55c43c9f0f80_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f0de0_0, 0;
T_18.10 ;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f00f0_0, 0;
    %jmp T_18.6;
T_18.3 ;
    %load/vec4 v0x55c43c9f0540_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_18.11, 4;
    %vpi_call/w 6 100 "$display", "Matched filter transitioning to STATE_OUTPUT." {0 0 0};
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55c43c9f0ea0_0, 0;
T_18.11 ;
    %load/vec4 v0x55c43c9f0de0_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_18.13, 4;
    %vpi_call/w 6 105 "$display", "Dot product for phase shift %d is %d.", v0x55c43c9f0540_0, v0x55c43c9f02a0_0 {0 0 0};
    %load/vec4 v0x55c43c9f02a0_0;
    %assign/vec4 v0x55c43c9f0380_0, 0;
    %load/vec4 v0x55c43c9f0460_0;
    %load/vec4 v0x55c43c9f02a0_0;
    %cmp/s;
    %jmp/0xz  T_18.15, 5;
    %load/vec4 v0x55c43c9f02a0_0;
    %assign/vec4 v0x55c43c9f0460_0, 0;
T_18.15 ;
    %load/vec4 v0x55c43c9f0540_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c43c9f0540_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f0de0_0, 0;
    %jmp T_18.14;
T_18.13 ;
    %load/vec4 v0x55c43c9eff50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.17, 8;
    %load/vec4 v0x55c43c9f0de0_0;
    %load/vec4 v0x55c43c9f0540_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_18.19, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_18.20, 8;
T_18.19 ; End of true expr.
    %load/vec4 v0x55c43c9f0de0_0;
    %load/vec4 v0x55c43c9f0540_0;
    %sub;
    %jmp/0 T_18.20, 8;
 ; End of false expr.
    %blend;
T_18.20;
    %assign/vec4 v0x55c43c9f0620_0, 0;
    %load/vec4 v0x55c43c9f0540_0;
    %load/vec4 v0x55c43c9f0de0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x55c43c9f06e0_0, 0;
    %load/vec4 v0x55c43c9f06e0_0;
    %assign/vec4 v0x55c43c9f0780_0, 0;
    %load/vec4 v0x55c43c9f0780_0;
    %assign/vec4 v0x55c43c9f0840_0, 0;
    %load/vec4 v0x55c43c9efcb0_0;
    %assign/vec4 v0x55c43c9efdb0_0, 0;
    %load/vec4 v0x55c43c9efdb0_0;
    %assign/vec4 v0x55c43c9efe90_0, 0;
    %load/vec4 v0x55c43c9f02a0_0;
    %load/vec4 v0x55c43c9f0840_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.21, 8;
    %load/vec4 v0x55c43c9f0900_0;
    %pad/s 32;
    %jmp/1 T_18.22, 8;
T_18.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.22, 8;
 ; End of false expr.
    %blend;
T_18.22;
    %load/vec4 v0x55c43c9efe90_0;
    %pad/s 32;
    %load/vec4 v0x55c43c9f0f80_0;
    %pad/s 32;
    %sub;
    %mul;
    %add;
    %assign/vec4 v0x55c43c9f02a0_0, 0;
    %load/vec4 v0x55c43c9f0de0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c43c9f0de0_0, 0;
T_18.17 ;
T_18.14 ;
    %jmp T_18.6;
T_18.4 ;
    %load/vec4 v0x55c43c9f0460_0;
    %vpi_call/w 6 129 "$display", "max_dot_product for %s: %d", P_0x55c43c945450, S<0,vec4,s32> {1 0 0};
    %vpi_call/w 6 130 "$display", "Matched filter transitioning to STATE_SUM." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43c9f00f0_0, 0;
    %load/vec4 v0x55c43c9f0460_0;
    %assign/vec4 v0x55c43c9f0010_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c43c9f0ea0_0, 0;
    %jmp T_18.6;
T_18.6 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55c43c9f2630;
T_19 ;
    %vpi_call/w 5 43 "$readmemh", P_0x55c43c9f19b0, v0x55c43c9f2840, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x55c43c9f22c0;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9f2470_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9f2550_0, 0, 8;
    %end;
    .thread T_20, $init;
    .scope S_0x55c43c9f22c0;
T_21 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9f3400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9f2470_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55c43c9f3280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55c43c9f30c0_0;
    %assign/vec4 v0x55c43c9f2470_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55c43c9f22c0;
T_22 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9f34c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9f2550_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55c43c9f3340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x55c43c9f31a0_0;
    %assign/vec4 v0x55c43c9f2550_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55c43c9f1820;
T_23 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9f30c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9f31a0_0, 0, 8;
    %end;
    .thread T_23, $init;
    .scope S_0x55c43c9f1820;
T_24 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9f2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x55c43c9f3580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x55c43c9f2b70_0;
    %load/vec4 v0x55c43c9f2900_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c43c9f2840, 0, 4;
    %vpi_call/w 5 56 "$display", "Writing %d to RAM %s at address %d.", v0x55c43c9f2b70_0, P_0x55c43c9f19f0, v0x55c43c9f2900_0 {0 0 0};
T_24.2 ;
    %load/vec4 v0x55c43c9f2900_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55c43c9f2840, 4;
    %assign/vec4 v0x55c43c9f30c0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55c43c9f1820;
T_25 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9f3000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x55c43c9f3750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55c43c9f2ca0_0;
    %load/vec4 v0x55c43c9f29e0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c43c9f2840, 0, 4;
T_25.2 ;
    %load/vec4 v0x55c43c9f29e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55c43c9f2840, 4;
    %assign/vec4 v0x55c43c9f31a0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55c43c9f1140;
T_26 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9f4ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55c43c9f4cf0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f4370_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f4740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9f4920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f49f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9f3b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9f3c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c43c9f3ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c43c9f41b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f4b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f4430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f44d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f4590_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c43c9f4c30_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55c43c9f4c30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c43c9f4c30_0, 0;
    %jmp T_26.6;
T_26.2 ;
    %load/vec4 v0x55c43c9f4b90_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_26.7, 4;
    %load/vec4 v0x55c43c9f4cf0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %div;
    %pad/u 18;
    %assign/vec4 v0x55c43c9f4cf0_0, 0;
    %load/vec4 v0x55c43c9f4cf0_0;
    %pad/u 32;
    %pushi/vec4 1000, 0, 32;
    %div;
    %vpi_call/w 6 78 "$display", "Mean of signal computed: %d", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f4290_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f4b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c43c9f3ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c43c9f41b0_0, 0;
    %vpi_call/w 6 83 "$display", "Matched filter transitioning to STATE_FILTER." {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c43c9f4c30_0, 0;
    %jmp T_26.8;
T_26.7 ;
    %load/vec4 v0x55c43c9f3d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.9, 8;
    %load/vec4 v0x55c43c9f4cf0_0;
    %load/vec4 v0x55c43c9f3a70_0;
    %pad/u 18;
    %add;
    %assign/vec4 v0x55c43c9f4cf0_0, 0;
    %load/vec4 v0x55c43c9f4b90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c43c9f4b90_0, 0;
    %jmp T_26.10;
T_26.9 ;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x55c43c9f4cf0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f4b90_0, 0;
T_26.10 ;
T_26.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f3e90_0, 0;
    %jmp T_26.6;
T_26.3 ;
    %load/vec4 v0x55c43c9f4290_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_26.11, 4;
    %vpi_call/w 6 100 "$display", "Matched filter transitioning to STATE_OUTPUT." {0 0 0};
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55c43c9f4c30_0, 0;
T_26.11 ;
    %load/vec4 v0x55c43c9f4b90_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_26.13, 4;
    %vpi_call/w 6 105 "$display", "Dot product for phase shift %d is %d.", v0x55c43c9f4290_0, v0x55c43c9f3ff0_0 {0 0 0};
    %load/vec4 v0x55c43c9f3ff0_0;
    %assign/vec4 v0x55c43c9f40d0_0, 0;
    %load/vec4 v0x55c43c9f41b0_0;
    %load/vec4 v0x55c43c9f3ff0_0;
    %cmp/s;
    %jmp/0xz  T_26.15, 5;
    %load/vec4 v0x55c43c9f3ff0_0;
    %assign/vec4 v0x55c43c9f41b0_0, 0;
T_26.15 ;
    %load/vec4 v0x55c43c9f4290_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c43c9f4290_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f4b90_0, 0;
    %jmp T_26.14;
T_26.13 ;
    %load/vec4 v0x55c43c9f3d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.17, 8;
    %load/vec4 v0x55c43c9f4b90_0;
    %load/vec4 v0x55c43c9f4290_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_26.19, 8;
    %pushi/vec4 0, 0, 10;
    %jmp/1 T_26.20, 8;
T_26.19 ; End of true expr.
    %load/vec4 v0x55c43c9f4b90_0;
    %load/vec4 v0x55c43c9f4290_0;
    %sub;
    %jmp/0 T_26.20, 8;
 ; End of false expr.
    %blend;
T_26.20;
    %assign/vec4 v0x55c43c9f4370_0, 0;
    %load/vec4 v0x55c43c9f4290_0;
    %load/vec4 v0x55c43c9f4b90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x55c43c9f4430_0, 0;
    %load/vec4 v0x55c43c9f4430_0;
    %assign/vec4 v0x55c43c9f44d0_0, 0;
    %load/vec4 v0x55c43c9f44d0_0;
    %assign/vec4 v0x55c43c9f4590_0, 0;
    %load/vec4 v0x55c43c9f3a70_0;
    %assign/vec4 v0x55c43c9f3b50_0, 0;
    %load/vec4 v0x55c43c9f3b50_0;
    %assign/vec4 v0x55c43c9f3c10_0, 0;
    %load/vec4 v0x55c43c9f3ff0_0;
    %load/vec4 v0x55c43c9f4590_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.21, 8;
    %load/vec4 v0x55c43c9f4650_0;
    %pad/s 32;
    %jmp/1 T_26.22, 8;
T_26.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_26.22, 8;
 ; End of false expr.
    %blend;
T_26.22;
    %load/vec4 v0x55c43c9f3c10_0;
    %pad/s 32;
    %load/vec4 v0x55c43c9f4cf0_0;
    %pad/s 32;
    %sub;
    %mul;
    %add;
    %assign/vec4 v0x55c43c9f3ff0_0, 0;
    %load/vec4 v0x55c43c9f4b90_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c43c9f4b90_0, 0;
T_26.17 ;
T_26.14 ;
    %jmp T_26.6;
T_26.4 ;
    %load/vec4 v0x55c43c9f41b0_0;
    %vpi_call/w 6 129 "$display", "max_dot_product for %s: %d", P_0x55c43c94a440, S<0,vec4,s32> {1 0 0};
    %vpi_call/w 6 130 "$display", "Matched filter transitioning to STATE_SUM." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43c9f3e90_0, 0;
    %load/vec4 v0x55c43c9f41b0_0;
    %assign/vec4 v0x55c43c9f3dd0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55c43c9f4c30_0, 0;
    %jmp T_26.6;
T_26.6 ;
    %pop/vec4 1;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55c43c91c9c0;
T_27 ;
    %wait E_0x55c43c95cdd0;
    %load/vec4 v0x55c43c9f6a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55c43c9f6bd0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f6980_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55c43c9f67e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f5f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f6e40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9f6d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f65b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f66a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f6740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c43c9f6510_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f6070_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55c43c9f6bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55c43c9f6bd0_0, 0;
    %jmp T_27.7;
T_27.2 ;
    %load/vec4 v0x55c43c9f6c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43c9f5f30_0, 0;
    %vpi_call/w 4 107 "$display", "Filter manager entering CAPTURE state." {0 0 0};
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c43c9f6bd0_0, 0;
T_27.8 ;
    %jmp T_27.7;
T_27.3 ;
    %load/vec4 v0x55c43c9f6980_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_27.10, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f6980_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55c43c9f67e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f5f30_0, 0;
    %vpi_call/w 4 116 "$display", "Filter manager skipping DUMP state to go to FILTER." {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55c43c9f6bd0_0, 0;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x55c43c9f5e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %load/vec4 v0x55c43c9f6980_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c43c9f6980_0, 0;
T_27.12 ;
T_27.11 ;
    %jmp T_27.7;
T_27.4 ;
    %load/vec4 v0x55c43c9f67e0_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_27.14, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55c43c9f67e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f6e40_0, 0;
    %vpi_call/w 4 127 "$display", "Filter manager entering FILTER state." {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55c43c9f6bd0_0, 0;
    %jmp T_27.15;
T_27.14 ;
    %load/vec4 v0x55c43c9f6f10_0;
    %load/vec4 v0x55c43c9f6e40_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.16, 8;
    %vpi_call/w 4 131 "$display", "Sending byte from address %d over UART.", v0x55c43c9f67e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c43c9f6e40_0, 0;
    %load/vec4 v0x55c43c9f68c0_0;
    %assign/vec4 v0x55c43c9f6d50_0, 0;
    %load/vec4 v0x55c43c9f67e0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55c43c9f67e0_0, 0;
    %jmp T_27.17;
T_27.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f6e40_0, 0;
T_27.17 ;
T_27.15 ;
    %jmp T_27.7;
T_27.5 ;
    %load/vec4 v0x55c43c9f67e0_0;
    %pad/u 32;
    %cmpi/e 1002, 0, 32;
    %jmp/0xz  T_27.18, 4;
    %load/vec4 v0x55c43c9f6070_0;
    %pad/u 32;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_27.20, 4;
    %vpi_call/w 4 143 "$display", "Filter manager entering START state." {0 0 0};
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c43c9f6070_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55c43c9f6bd0_0, 0;
    %jmp T_27.21;
T_27.20 ;
    %load/vec4 v0x55c43c9f6070_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55c43c9f6070_0, 0;
T_27.21 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55c43c9f67e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c43c9f65b0_0, 0;
    %jmp T_27.19;
T_27.18 ;
    %load/vec4 v0x55c43c9f67e0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x55c43c9f67e0_0, 0;
    %load/vec4 v0x55c43c9f67e0_0;
    %pad/u 32;
    %cmpi/u 1000, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_27.22, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.23, 8;
T_27.22 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_27.23, 8;
 ; End of false expr.
    %blend;
T_27.23;
    %assign/vec4 v0x55c43c9f66a0_0, 0;
    %load/vec4 v0x55c43c9f66a0_0;
    %assign/vec4 v0x55c43c9f6740_0, 0;
    %load/vec4 v0x55c43c9f6740_0;
    %assign/vec4 v0x55c43c9f65b0_0, 0;
    %load/vec4 v0x55c43c9f68c0_0;
    %assign/vec4 v0x55c43c9f6510_0, 0;
T_27.19 ;
    %jmp T_27.7;
T_27.7 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55c43c92ea20;
T_28 ;
    %delay 5000, 0;
    %load/vec4 v0x55c43c9f72e0_0;
    %inv;
    %store/vec4 v0x55c43c9f72e0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55c43c92ea20;
T_29 ;
    %vpi_call/w 3 31 "$dumpfile", "filter_manager.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c43c92ea20 {0 0 0};
    %vpi_call/w 3 33 "$display", "Starting sim..." {0 0 0};
    %vpi_call/w 3 35 "$readmemh", "sim/FT70D_bufferdump_2.memh", v0x55c43c9f7450 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c43c9f72e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c43c9f73b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c43c9f73b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c43c9f73b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c43c9f7220_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c43c9f70f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c43c9f74f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c43c9f74f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c43c9f74f0_0, 0, 1;
    %delay 100000, 0;
    %fork t_1, S_0x55c43c91c590;
    %jmp t_0;
    .scope S_0x55c43c91c590;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c43c9b24d0_0, 0, 32;
T_29.0 ;
    %load/vec4 v0x55c43c9b24d0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_29.1, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c43c9f7220_0, 0, 1;
    %ix/getv/s 4, v0x55c43c9b24d0_0;
    %load/vec4a v0x55c43c9f7450, 4;
    %store/vec4 v0x55c43c9f70f0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c43c9f7220_0, 0, 1;
    %delay 20000000, 0;
    %load/vec4 v0x55c43c9b24d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55c43c9b24d0_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .scope S_0x55c43c92ea20;
t_0 %join;
    %delay 1345294336, 9;
    %vpi_call/w 3 65 "$readmemh", "sim/FT3D_bufferdump_2.memh", v0x55c43c9f7450 {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c43c9f74f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c43c9f74f0_0, 0, 1;
    %delay 100000, 0;
    %fork t_3, S_0x55c43c91cd40;
    %jmp t_2;
    .scope S_0x55c43c91cd40;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c43c9b2be0_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x55c43c9b2be0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c43c9f7220_0, 0, 1;
    %ix/getv/s 4, v0x55c43c9b2be0_0;
    %load/vec4a v0x55c43c9f7450, 4;
    %store/vec4 v0x55c43c9f70f0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c43c9f7220_0, 0, 1;
    %delay 20000000, 0;
    %load/vec4 v0x55c43c9b2be0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55c43c9b2be0_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %end;
    .scope S_0x55c43c92ea20;
t_2 %join;
    %delay 1345294336, 9;
    %vpi_call/w 3 85 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "sim/filter_manager_tb.sv";
    "src/filter_manager.sv";
    "src/xilinx_true_dual_port_read_first_1_clock_ram.v";
    "src/matched_filter.sv";
    "src/uart.sv";
