--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml BR_Top.twx BR_Top.ncd -o BR_Top.twr BR_Top.pcf -ucf
Nexys4DDR_Master.ucf

Design file:              BR_Top.ncd
Physical constraint file: BR_Top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    1.624(R)|      SLOW  |    0.934(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |        12.773(R)|      SLOW  |         3.918(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |        13.037(R)|      SLOW  |         4.013(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |        13.530(R)|      SLOW  |         4.106(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |        13.397(R)|      SLOW  |         4.002(R)|      FAST  |clk_BUFGP         |   0.000|
an<4>       |        12.286(R)|      SLOW  |         3.615(R)|      FAST  |clk_BUFGP         |   0.000|
an<5>       |        12.753(R)|      SLOW  |         3.796(R)|      FAST  |clk_BUFGP         |   0.000|
an<6>       |        15.037(R)|      SLOW  |         5.009(R)|      FAST  |clk_BUFGP         |   0.000|
an<7>       |        14.681(R)|      SLOW  |         4.900(R)|      FAST  |clk_BUFGP         |   0.000|
segment<0>  |        24.413(R)|      SLOW  |         4.713(R)|      FAST  |clk_BUFGP         |   0.000|
segment<1>  |        24.340(R)|      SLOW  |         4.643(R)|      FAST  |clk_BUFGP         |   0.000|
segment<2>  |        23.503(R)|      SLOW  |         4.207(R)|      FAST  |clk_BUFGP         |   0.000|
segment<3>  |        23.996(R)|      SLOW  |         4.497(R)|      FAST  |clk_BUFGP         |   0.000|
segment<4>  |        23.548(R)|      SLOW  |         4.448(R)|      FAST  |clk_BUFGP         |   0.000|
segment<5>  |        24.457(R)|      SLOW  |         4.662(R)|      FAST  |clk_BUFGP         |   0.000|
segment<6>  |        22.961(R)|      SLOW  |         4.235(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.327|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 07 01:03:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 785 MB



