// Seed: 1376889441
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output supply0 id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout uwire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = -1;
  logic id_13 = 1;
  assign id_6 = (-1);
  always @(-1) id_5[-1] <= #1 id_12;
  wire  id_14;
  logic \id_15 ;
  wire  id_16;
  assign \id_15 [-1] = id_14;
  wire id_17;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd97
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire _id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[id_4] = id_2 > -1;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7,
      id_1,
      id_3,
      id_5,
      id_5,
      id_7,
      id_5,
      id_5,
      id_5,
      id_9
  );
  wire id_10;
  parameter id_11 = 1 != -1 & -1'b0;
endmodule
