[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=TP4
[Library]
TP4=.\TP4\TP4.lib
[$LibMap$]
TP4=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/fulladder.vhd=-1
/test_sumador.vhd=-1
[Files.Data]
.\src\fulladder.vhd=VHDL Source Code
.\src\test_sumador.vhd=VHDL Source Code
[HierarchyViewer]
HierarchyInformation=fulladder|ecuacion|0 test_sumador|driver|0
ShowHide=ShowTopLevel
Selected=
