Analysis & Synthesis report for top_HMC
Wed Jun 17 21:53:53 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master|state
 11. State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master|state
 12. State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 13. State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 14. State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 15. State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 16. State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 17. State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 18. State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
 19. State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0
 28. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0
 29. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy
 30. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset
 31. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_afi_clk
 32. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_ctl_reset_clk
 33. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_addr_cmd_clk
 34. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_resync_clk
 35. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_seq_clk
 36. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_scc_clk
 37. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_avl_clk
 38. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
 39. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
 40. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 41. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 42. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 43. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 44. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
 45. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 46. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 47. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated
 48. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_quk1:auto_generated
 49. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux
 50. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 51. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 52. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002:rsp_demux
 53. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 54. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_002
 55. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 56. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 57. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 58. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 59. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 60. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 61. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 62. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 63. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 64. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 65. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 66. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 69. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0
 70. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_dll_cyclonev:dll0
 71. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 72. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 73. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 74. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 75. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 76. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 77. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 78. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 79. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 80. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 81. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 82. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 83. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 84. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_cmd_demux:rsp_demux
 85. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 86. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_cmd_demux:rsp_demux
 87. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux
 88. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux
 89. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_001
 90. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_002
 91. Source assignments for LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 92. Source assignments for LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 93. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 94. Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
 95. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0
 96. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0
 97. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy
 98. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset
 99. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_afi_clk
100. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_ctl_reset_clk
101. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_addr_cmd_clk
102. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_resync_clk
103. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_seq_clk
104. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_scc_clk
105. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_avl_clk
106. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
107. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
108. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_ldc:memphy_ldc
109. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads
110. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
111. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc
112. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc
113. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc
114. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc
115. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc
116. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc
117. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc
118. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc
119. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc
120. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc
121. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc
122. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc
123. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc
124. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc
125. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc
126. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc
127. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc
128. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc
129. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc
130. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc
131. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc
132. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc
133. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc
134. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:uaddress_pad
135. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ubank_pad
136. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ucmd_pad
137. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ureset_n_pad
138. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
139. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
140. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
141. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
142. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
143. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
144. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst
145. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a
146. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram
147. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b
148. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram
149. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst
150. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst
151. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component
152. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper
153. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst
154. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst
155. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component
156. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge
157. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem
158. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram
159. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge
160. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator
161. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator
162. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator
163. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator
164. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator
165. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator
166. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator
167. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent
168. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent
169. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent
170. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent
171. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
172. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo
173. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent
174. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
175. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo
176. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent
177. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
178. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo
179. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent
180. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo
182. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002:router_002|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_003|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004:router_004|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_005|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006:router_006|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter
190. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
193. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
194. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
195. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
196. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
197. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
198. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
199. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
200. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
201. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
202. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster
203. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
204. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
205. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
206. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
207. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
208. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
209. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
210. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
211. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
212. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
213. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
214. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
215. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
216. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
217. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
218. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
219. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
220. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo
221. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p
222. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b
223. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto
224. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
225. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller
226. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
227. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
228. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0
229. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0
230. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_dll_cyclonev:dll0
231. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator
232. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator
233. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master
234. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
235. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
236. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
237. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
238. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
239. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
240. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
241. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
242. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
243. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
244. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
245. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
246. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
247. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
248. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
249. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
250. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
251. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo
252. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p
253. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b
254. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto
255. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
256. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller
257. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
258. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
259. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|read_master:ddr3_read_master
260. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|write_master:ddr3_write_master
261. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator
262. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ddr3_interface_avl_1_translator
263. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ddr3_read_master_ddr3_avalon_master_agent
264. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent
265. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor
266. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo
267. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router:router|LPC_qsys_mm_interconnect_0_router_default_decode:the_default_decode
268. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router_001:router_001|LPC_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
269. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter
270. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
271. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter
272. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
273. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator
274. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ddr3_interface_avl_2_translator
275. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:ddr3_write_master_ddr3_avalon_master_agent
276. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent
277. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent|altera_merlin_burst_uncompressor:uncompressor
278. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo
279. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_router:router|LPC_qsys_mm_interconnect_0_router_default_decode:the_default_decode
280. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_1_router_001:router_001|LPC_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode
281. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter
282. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
283. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_rsp_width_adapter
284. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
285. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator
286. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator
287. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_slave_0_translator
288. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_interface_avl_0_translator
289. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent
290. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent
291. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
292. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo
293. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent
294. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
295. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo
296. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent
297. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor
298. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo
299. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode
300. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode
301. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_002|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode
302. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_003|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode
303. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter
304. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
305. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
306. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
307. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
308. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
309. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller
310. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
311. Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
312. Parameter Settings for Inferred Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
313. Parameter Settings for Inferred Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
314. altsyncram Parameter Settings by Entity Instance
315. Port Connectivity Checks: "LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller"
316. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
317. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode"
318. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode"
319. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo"
320. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent"
321. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo"
322. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent"
323. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo"
324. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent"
325. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent"
326. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_interface_avl_0_translator"
327. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_slave_0_translator"
328. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator"
329. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator"
330. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_rsp_width_adapter"
331. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter"
332. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_1_router_001:router_001|LPC_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode"
333. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo"
334. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent"
335. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:ddr3_write_master_ddr3_avalon_master_agent"
336. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ddr3_interface_avl_2_translator"
337. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator"
338. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter"
339. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
340. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter"
341. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router_001:router_001|LPC_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
342. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router:router|LPC_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
343. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo"
344. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent"
345. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ddr3_read_master_ddr3_avalon_master_agent"
346. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ddr3_interface_avl_1_translator"
347. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator"
348. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator"
349. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator"
350. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
351. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
352. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller"
353. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo"
354. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
355. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
356. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
357. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
358. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
359. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
360. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
361. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
362. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
363. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
364. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
365. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
366. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
367. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
368. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
369. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006:router_006|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode"
370. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004:router_004|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode"
371. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_003|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode"
372. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002:router_002|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode"
373. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode"
374. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode"
375. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo"
376. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent"
377. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo"
378. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent"
379. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo"
380. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent"
381. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo"
382. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent"
383. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent"
384. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent"
385. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent"
386. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator"
387. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator"
388. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator"
389. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator"
390. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator"
391. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator"
392. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator"
393. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge"
394. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge"
395. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst"
396. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"
397. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench"
398. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst"
399. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0"
400. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
401. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
402. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ureset_n_pad"
403. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ucmd_pad"
404. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ubank_pad"
405. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:uaddress_pad"
406. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc"
407. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc"
408. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc"
409. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc"
410. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc"
411. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc"
412. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc"
413. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc"
414. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc"
415. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc"
416. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc"
417. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc"
418. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc"
419. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc"
420. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc"
421. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc"
422. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc"
423. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc"
424. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc"
425. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc"
426. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc"
427. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc"
428. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc"
429. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
430. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads"
431. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_ldc:memphy_ldc"
432. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset"
433. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0"
434. Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface"
435. Port Connectivity Checks: "LPC_qsys:LPC_qsys"
436. Post-Synthesis Netlist Statistics for Top Partition
437. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
438. Elapsed Time Per Partition
439. Analysis & Synthesis Messages
440. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 17 21:53:53 2015      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; top_HMC                                    ;
; Top-level Entity Name           ; LinearPrediction                           ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 2743                                       ;
; Total pins                      ; 52                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 191,488                                    ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 1                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; LinearPrediction   ; top_HMC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                          ; Library     ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; LPC_qsys/synthesis/LPC_qsys.v                                                                                   ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v                                                                                   ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_reset_controller.v                                                         ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v                                                         ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v                                                       ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v                                                       ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v                                                      ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v                                                      ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v                                    ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                   ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                   ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv                                                       ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv                                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv                                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv                                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv                                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv                                                  ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v                                                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v                                                  ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv                                          ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv                                              ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv                                                      ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                               ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv                                                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv                                                 ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv                                                ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v                                                      ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v                                                      ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv                                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv                                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv                                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv                                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv                                          ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv                                              ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v                                                      ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v                                                      ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv                                          ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/write_master.v                                                                    ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v                                                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/read_master.v                                                                     ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v                                                                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v                                                            ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v                                                            ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv                                               ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv                                               ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v                                                 ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v                                                 ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                               ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                               ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                               ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                               ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv                                                ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv                                                ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v                                                 ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v                                                 ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v                                                        ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v                                                        ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v                                                            ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v                                                            ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_jtag_streaming.v                                                           ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v                                                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                  ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v                                                  ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v                                                   ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v                                                   ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v                                                  ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v                                                  ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v                                                         ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v                                                         ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v                                       ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v                                       ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                              ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                              ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v                                                      ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v                                                      ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv                       ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv                                                              ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv                                                              ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v                                                          ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v                                                          ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv                       ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_avalon_mm_bridge.v                                                         ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_mm_bridge.v                                                         ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002.sv                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                                   ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                                   ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001.sv                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/sequencer_reg_file.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_reg_file.sv                                                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux.sv                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv                                          ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv                            ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v                  ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_irq_mapper.sv                                          ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv                        ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv                        ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002.sv                       ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv                                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv                       ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003.sv                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001.sv                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v                        ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v                        ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv                        ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv                        ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux.sv                         ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v                                                  ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v                                                  ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv                                                      ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv                        ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_sequencer_mem.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_sequencer_mem.hex                                      ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_clock_pair_generator.v                                 ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_clock_pair_generator.v                                 ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v                               ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v                               ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v                                      ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v                                      ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_ldc.v                                              ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_ldc.v                                              ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v                                     ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v                                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_generic_ddio.v                                         ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_generic_ddio.v                                         ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v                                                ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v                                                ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset_sync.v                                           ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset_sync.v                                           ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv                                                     ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v                                             ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v                                             ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                    ; LPC_qsys    ;
; LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv                                                   ; LPC_qsys    ;
; verilog/LinearPrediction.v                                                                                      ; yes             ; User Verilog HDL File                        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v                                                                                      ;             ;
; altddio_out.tdf                                                                                                 ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                ;             ;
; aglobal150.inc                                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                                 ;             ;
; stratix_ddio.inc                                                                                                ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                               ;             ;
; cyclone_ddio.inc                                                                                                ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                               ;             ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                    ;             ;
; stratix_lcell.inc                                                                                               ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                              ;             ;
; db/ddio_out_uqe.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ddio_out_uqe.tdf                                                                                             ;             ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                 ;             ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                          ;             ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                 ;             ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                  ;             ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                                     ;             ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                                     ;             ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                   ;             ;
; db/altsyncram_mri1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_mri1.tdf                                                                                          ;             ;
; altdpram.tdf                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                   ;             ;
; memmodes.inc                                                                                                    ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                 ;             ;
; a_hdffe.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                    ;             ;
; alt_le_rden_reg.inc                                                                                             ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                            ;             ;
; altsyncram.inc                                                                                                  ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                 ;             ;
; db/dpram_k3s1.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/dpram_k3s1.tdf                                                                                               ;             ;
; db/decode_5la.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/decode_5la.tdf                                                                                               ;             ;
; db/mux_7hb.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/mux_7hb.tdf                                                                                                  ;             ;
; db/altsyncram_c9v1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_c9v1.tdf                                                                                          ;             ;
; db/altsyncram_quk1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_quk1.tdf                                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                                        ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                               ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                              ;             ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                                 ; /home/eric/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                      ;             ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                    ; altera_sld  ;
; db/ip/sldf354bc01/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/alt_sld_fab.v                                                                                 ; alt_sld_fab ;
; db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab.v                                                          ; alt_sld_fab ;
; db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                   ; alt_sld_fab ;
; db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                ; alt_sld_fab ;
; db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; yes             ; Encrypted Auto-Found VHDL File               ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                              ; alt_sld_fab ;
; db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                               ;             ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; /home/eric/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                 ;             ;
; db/altsyncram_g0n1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_g0n1.tdf                                                                                          ;             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2040                                                                                                   ;
;                                             ;                                                                                                        ;
; Combinational ALUT usage for logic          ; 2915                                                                                                   ;
;     -- 7 input functions                    ; 54                                                                                                     ;
;     -- 6 input functions                    ; 672                                                                                                    ;
;     -- 5 input functions                    ; 528                                                                                                    ;
;     -- 4 input functions                    ; 540                                                                                                    ;
;     -- <=3 input functions                  ; 1121                                                                                                   ;
; Memory ALUT usage                           ; 70                                                                                                     ;
;     -- 64-address deep                      ; 0                                                                                                      ;
;     -- 32-address deep                      ; 70                                                                                                     ;
;                                             ;                                                                                                        ;
; Dedicated logic registers                   ; 2629                                                                                                   ;
;                                             ;                                                                                                        ;
; I/O pins                                    ; 52                                                                                                     ;
; I/O registers                               ; 114                                                                                                    ;
; Total MLAB memory bits                      ; 1728                                                                                                   ;
; Total block memory bits                     ; 191488                                                                                                 ;
;                                             ;                                                                                                        ;
; Total DSP Blocks                            ; 0                                                                                                      ;
;                                             ;                                                                                                        ;
; Total PLLs                                  ; 6                                                                                                      ;
;     -- PLLs                                 ; 6                                                                                                      ;
;                                             ;                                                                                                        ;
; Total DLLs                                  ; 1                                                                                                      ;
; Maximum fan-out node                        ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0|pll_avl_clk ;
; Maximum fan-out                             ; 1068                                                                                                   ;
; Total fan-out                               ; 25942                                                                                                  ;
; Average fan-out                             ; 4.14                                                                                                   ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LinearPrediction                                                                                                                                   ; 2915 (13)         ; 2629 (0)     ; 191488            ; 0          ; 52   ; 0            ; |LinearPrediction                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |LPC_qsys:LPC_qsys|                                                                                                                              ; 2786 (0)          ; 2540 (0)     ; 191488            ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys                                                                                                                                                                                                                                                                                                                           ; LPC_qsys     ;
;       |LPC_qsys_DDR3_interface:ddr3_interface|                                                                                                      ; 1540 (0)          ; 1306 (0)     ; 190976            ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface                                                                                                                                                                                                                                                                                    ; LPC_qsys     ;
;          |LPC_qsys_DDR3_interface_p0:p0|                                                                                                            ; 14 (1)            ; 47 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0                                                                                                                                                                                                                                                      ; LPC_qsys     ;
;             |LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|                                                                                    ; 13 (12)           ; 47 (12)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                   ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|                                                                               ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads                                                                                                                                              ; LPC_qsys     ;
;                   |LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                             ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc                ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc                ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc               ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc                ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc                ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc                ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc                ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc                ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc                ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc                ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc                ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_generic_ddio:uaddress_pad|                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:uaddress_pad                        ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_generic_ddio:ubank_pad|                                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ubank_pad                           ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_generic_ddio:ucmd_pad|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ucmd_pad                            ; LPC_qsys     ;
;                      |LPC_qsys_DDR3_interface_p0_generic_ddio:ureset_n_pad|                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ureset_n_pad                        ; LPC_qsys     ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                        ; work         ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated            ; work         ;
;                   |LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                    ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                 ; LPC_qsys     ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                     ; LPC_qsys     ;
;                   |LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                    ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                 ; LPC_qsys     ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                     ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_p0_acv_ldc:memphy_ldc|                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_ldc:memphy_ldc                                                                                                                                                     ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_p0_reset:ureset|                                                                                            ; 1 (1)             ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset                                                                                                                                                           ; LPC_qsys     ;
;                   |LPC_qsys_DDR3_interface_p0_reset_sync:ureset_avl_clk|                                                                            ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_avl_clk                                                                                                      ; LPC_qsys     ;
;                   |LPC_qsys_DDR3_interface_p0_reset_sync:ureset_scc_clk|                                                                            ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_scc_clk                                                                                                      ; LPC_qsys     ;
;          |LPC_qsys_DDR3_interface_pll0:pll0|                                                                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0                                                                                                                                                                                                                                                  ; LPC_qsys     ;
;          |LPC_qsys_DDR3_interface_s0:s0|                                                                                                            ; 988 (0)           ; 802 (0)      ; 190464            ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0                                                                                                                                                                                                                                                      ; LPC_qsys     ;
;             |LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|                                                                        ; 264 (0)           ; 110 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                       ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                   ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                      ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                           ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                              ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                               ; 74 (63)           ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                  ; LPC_qsys     ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 11 (9)            ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                     ; LPC_qsys     ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                       ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                               ; 50 (47)           ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                  ; LPC_qsys     ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                     ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router|                                                                         ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router                                                                                                                            ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001|                                                                 ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001                                                                                                                    ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                           ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                              ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                              ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                       ; 25 (25)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                          ; LPC_qsys     ;
;                |LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                               ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                  ; LPC_qsys     ;
;                |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                   ; LPC_qsys     ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 7 (7)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                 ; LPC_qsys     ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                      ; LPC_qsys     ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                       ; LPC_qsys     ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                 ; LPC_qsys     ;
;                |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                        ; LPC_qsys     ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 11 (11)           ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                       ; LPC_qsys     ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                ; LPC_qsys     ;
;                |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                        ; LPC_qsys     ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                           ; LPC_qsys     ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                            ; LPC_qsys     ;
;                |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                              ; LPC_qsys     ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                            ; LPC_qsys     ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                 ; LPC_qsys     ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 4 (4)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                  ; LPC_qsys     ;
;                |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                   ; LPC_qsys     ;
;             |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 13 (13)           ; 145 (145)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                   ; LPC_qsys     ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 393 (393)         ; 299 (298)    ; 2048              ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                               ; LPC_qsys     ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                            ; LPC_qsys     ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                  ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated   ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                            ; LPC_qsys     ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                  ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated   ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                         ; LPC_qsys     ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 1 (1)             ; 0 (0)        ; 188416            ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                            ; LPC_qsys     ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0 (0)             ; 0 (0)        ; 188416            ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                  ; work         ;
;                   |altsyncram_quk1:auto_generated|                                                                                                  ; 0 (0)             ; 0 (0)        ; 188416            ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_quk1:auto_generated                                                                                                                                   ; work         ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 9 (9)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                            ; LPC_qsys     ;
;             |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                    ; LPC_qsys     ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 7 (7)             ; 8 (4)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                           ; LPC_qsys     ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 0 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                           ; work         ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                            ; work         ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 297 (271)         ; 223 (199)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                             ; LPC_qsys     ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 5 (3)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                      ; LPC_qsys     ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                   ; LPC_qsys     ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                          ; LPC_qsys     ;
;                   |altdpram:altdpram_component|                                                                                                     ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                              ; work         ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                    ; work         ;
;                         |decode_5la:wr_decode|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                               ; work         ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                     ; work         ;
;          |LPC_qsys_JTAG_master:dmaster|                                                                                                             ; 538 (0)           ; 457 (0)      ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster                                                                                                                                                                                                                                                       ; LPC_qsys     ;
;             |altera_avalon_packets_to_master:transacto|                                                                                             ; 185 (0)           ; 139 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                             ; LPC_qsys     ;
;                |packets_to_master:p2m|                                                                                                              ; 185 (185)         ; 139 (139)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                       ; LPC_qsys     ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                            ; 26 (26)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                            ; LPC_qsys     ;
;                |altsyncram:mem_rtl_0|                                                                                                               ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_g0n1:auto_generated|                                                                                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                        ; work         ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 11 (11)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                 ; LPC_qsys     ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 289 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                      ; LPC_qsys     ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 286 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                    ; LPC_qsys     ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 7 (4)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                        ; LPC_qsys     ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 3 (3)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                            ; LPC_qsys     ;
;                      |altera_std_synchronizer:in_to_out_synchronizer|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                         ; work         ;
;                      |altera_std_synchronizer:out_to_in_synchronizer|                                                                               ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                         ; work         ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                                          ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                             ; LPC_qsys     ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                  ; LPC_qsys     ;
;                         |altera_std_synchronizer:synchronizer|                                                                                      ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer             ; work         ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                            ; 278 (269)         ; 187 (168)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                               ; LPC_qsys     ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 5 (5)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                  ; LPC_qsys     ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                    ; LPC_qsys     ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                      ; work         ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                             ; work         ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                     ; work         ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                          ; work         ;
;                   |altera_std_synchronizer:synchronizer|                                                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                               ; work         ;
;                |altera_jtag_sld_node:node|                                                                                                          ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                            ; LPC_qsys     ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                          ; work         ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 27 (27)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                 ; LPC_qsys     ;
;             |altera_reset_controller:rst_controller|                                                                                                ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; LPC_qsys     ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                     ; LPC_qsys     ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                    ; LPC_qsys     ;
;          |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                               ; LPC_qsys     ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                    ; LPC_qsys     ;
;       |LPC_qsys_JTAG_master:jtag_master|                                                                                                            ; 568 (0)           ; 466 (0)      ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master                                                                                                                                                                                                                                                                                          ; LPC_qsys     ;
;          |altera_avalon_packets_to_master:transacto|                                                                                                ; 214 (0)           ; 148 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                ; LPC_qsys     ;
;             |packets_to_master:p2m|                                                                                                                 ; 214 (214)         ; 148 (148)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                          ; LPC_qsys     ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                               ; 26 (26)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                               ; LPC_qsys     ;
;             |altsyncram:mem_rtl_0|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                                     ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                           ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                                    ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                    ; LPC_qsys     ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                         ; 290 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                         ; LPC_qsys     ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                     ; 287 (0)           ; 264 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                       ; LPC_qsys     ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                                        ; 7 (4)             ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                           ; LPC_qsys     ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                                     ; 3 (3)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                               ; LPC_qsys     ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                                                  ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                            ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                                                  ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                            ; work         ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                             ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                ; LPC_qsys     ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                                      ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                     ; LPC_qsys     ;
;                      |altera_std_synchronizer:synchronizer|                                                                                         ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                               ; 279 (270)         ; 187 (168)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                  ; LPC_qsys     ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                                    ; 5 (5)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                     ; LPC_qsys     ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                                      ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                       ; LPC_qsys     ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                         ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                       ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                        ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                             ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                  ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                             ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                               ; LPC_qsys     ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                             ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                                    ; 26 (26)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                    ; LPC_qsys     ;
;          |altera_reset_controller:rst_controller|                                                                                                   ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                   ; LPC_qsys     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                        ; LPC_qsys     ;
;       |LPC_qsys_mm_interconnect_0:mm_interconnect_0|                                                                                                ; 165 (0)           ; 147 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                              ; LPC_qsys     ;
;          |altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|                                                                                ; 148 (148)         ; 147 (147)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo                                                                                                                                                                                                                    ; LPC_qsys     ;
;          |altera_merlin_slave_agent:ddr3_interface_avl_1_agent|                                                                                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent                                                                                                                                                                                                                         ; LPC_qsys     ;
;          |altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter|                                                                       ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter                                                                                                                                                                                                           ; LPC_qsys     ;
;       |LPC_qsys_mm_interconnect_1:mm_interconnect_1|                                                                                                ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                              ; LPC_qsys     ;
;          |altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|                                                                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter                                                                                                                                                                                                           ; LPC_qsys     ;
;       |LPC_qsys_mm_interconnect_2:mm_interconnect_2|                                                                                                ; 141 (0)           ; 187 (0)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                              ; LPC_qsys     ;
;          |LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux|                                                                                           ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                               ; LPC_qsys     ;
;          |LPC_qsys_mm_interconnect_2_router:router|                                                                                                 ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router                                                                                                                                                                                                                                     ; LPC_qsys     ;
;          |LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                               ; 26 (26)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                   ; LPC_qsys     ;
;          |altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|                                                                                ; 54 (54)           ; 98 (98)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo                                                                                                                                                                                                                    ; LPC_qsys     ;
;          |altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|                                                                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                         ; LPC_qsys     ;
;          |altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|                                                                    ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                        ; LPC_qsys     ;
;          |altera_merlin_master_agent:jtag_master_master_agent|                                                                                      ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent                                                                                                                                                                                                                          ; LPC_qsys     ;
;          |altera_merlin_slave_agent:ddr3_interface_avl_0_agent|                                                                                     ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent                                                                                                                                                                                                                         ; LPC_qsys     ;
;          |altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent|                                                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent                                                                                                                                                                                                              ; LPC_qsys     ;
;          |altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent                                                                                                                                                                                                             ; LPC_qsys     ;
;          |altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator|                                                                ; 8 (8)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator                                                                                                                                                                                                    ; LPC_qsys     ;
;          |altera_merlin_slave_translator:ddr3_write_master_avalon_slave_0_translator|                                                               ; 6 (6)             ; 35 (35)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_slave_0_translator                                                                                                                                                                                                   ; LPC_qsys     ;
;          |altera_merlin_traffic_limiter:jtag_master_master_limiter|                                                                                 ; 14 (14)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                                                                                                                                                     ; LPC_qsys     ;
;       |altera_reset_controller:rst_controller|                                                                                                      ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                    ; LPC_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                         ; LPC_qsys     ;
;       |read_master:ddr3_read_master|                                                                                                                ; 226 (226)         ; 248 (248)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master                                                                                                                                                                                                                                                                                              ; LPC_qsys     ;
;       |write_master:ddr3_write_master|                                                                                                              ; 114 (114)         ; 183 (183)    ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master                                                                                                                                                                                                                                                                                            ; LPC_qsys     ;
;    |sld_hub:auto_hub|                                                                                                                               ; 116 (1)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                            ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                                 ; 115 (0)           ; 89 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                      ; 115 (1)           ; 89 (6)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                           ; 114 (0)           ; 83 (0)       ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                       ; 114 (78)          ; 83 (55)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                   ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                                                         ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                           ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                                                       ; 20 (20)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                         ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                         ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                         ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_quk1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; 5888         ; 32           ; --           ; --           ; 188416 ; LPC_qsys_DDR3_interface_s0_sequencer_mem.hex ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None                                         ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None                                         ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                         ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------+--------------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                              ; Version      ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                ; IP Include File ;
+--------+-------------------------------------------+--------------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                                      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys                                                                                                                                                                                                            ; LPC_qsys.qsys   ;
; Altera ; altera_mem_if_ddr3_emif                   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface                                                                                                                                                                     ; LPC_qsys.qsys   ;
; Altera ; altera_mem_if_ddr3_hard_memory_controller ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_mem_if_dll                         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_dll_cyclonev:dll0                                                                                                                                     ; LPC_qsys.qsys   ;
; Altera ; altera_jtag_avalon_master                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster                                                                                                                                        ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_bytes_to_packets         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                  ; LPC_qsys.qsys   ;
; Altera ; channel_adapter                           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter                                                                                           ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo                                                                                                             ; LPC_qsys.qsys   ;
; Altera ; altera_jtag_dc_streaming                  ; 100.99.98.97 ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                       ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_packets_to_bytes         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                  ; LPC_qsys.qsys   ;
; Altera ; channel_adapter                           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter                                                                                           ; LPC_qsys.qsys   ;
; Altera ; altera_reset_controller                   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller                                                                                                 ; LPC_qsys.qsys   ;
; Altera ; timing_adapter                            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|LPC_qsys_JTAG_master_timing_adt:timing_adt                                                                                             ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_packets_to_master           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_mm_interconnect                    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1                                                                                                         ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_translator           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator                                               ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator                                                  ; LPC_qsys.qsys   ;
; Altera ; altera_mem_if_oct                         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0                                                                                                                                     ; LPC_qsys.qsys   ;
; Altera ; altera_mem_if_ddr3_hard_phy_core          ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0                                                                                                                                       ; LPC_qsys.qsys   ;
; Altera ; altera_mem_if_ddr3_pll                    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0                                                                                                                                   ; LPC_qsys.qsys   ;
; Altera ; altera_mem_if_ddr3_qseq                   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0                                                                                                                                       ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_agent                ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                  ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_translator           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator        ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_agent                ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent           ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_translator           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                         ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                    ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator               ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_agent                ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                         ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_traffic_limiter             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                    ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_translator           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator               ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent                       ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                  ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator             ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent            ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo       ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator  ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent             ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo        ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator   ; LPC_qsys.qsys   ;
; Altera ; altera_jtag_avalon_master                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master                                                                                                                                                                           ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_bytes_to_packets         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                     ; LPC_qsys.qsys   ;
; Altera ; channel_adapter                           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter                                                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo                                                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_jtag_dc_streaming                  ; 100.99.98.97 ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                          ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_packets_to_bytes         ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                     ; LPC_qsys.qsys   ;
; Altera ; channel_adapter                           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter                                                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_reset_controller                   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller                                                                                                                                    ; LPC_qsys.qsys   ;
; Altera ; timing_adapter                            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|LPC_qsys_JTAG_master_timing_adt:timing_adt                                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_packets_to_master           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto                                                                                                                                 ; LPC_qsys.qsys   ;
; Altera ; altera_mm_interconnect                    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                               ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_adapter                  ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                ; LPC_qsys.qsys   ;
; Altera ; error_adapter                             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                   ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent                                                                                                          ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo                                                                                                     ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter                                                                                            ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter                                                                                            ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ddr3_interface_avl_1_translator                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_agent                ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ddr3_read_master_ddr3_avalon_master_agent                                                                                          ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_translator           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router                      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router:router                                                                                                                      ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router                      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router_001:router_001                                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_mm_interconnect                    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                               ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_adapter                  ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                ; LPC_qsys.qsys   ;
; Altera ; error_adapter                             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                   ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent                                                                                                          ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo                                                                                                     ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter                                                                                            ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_width_adapter               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_rsp_width_adapter                                                                                            ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ddr3_interface_avl_2_translator                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_agent                ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:ddr3_write_master_ddr3_avalon_master_agent                                                                                         ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_translator           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator                                                                               ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router                      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_router:router                                                                                                                      ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router                      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_1_router_001:router_001                                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_mm_interconnect                    ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                               ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_adapter                  ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                ; LPC_qsys.qsys   ;
; Altera ; error_adapter                             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                   ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_adapter                  ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                            ; LPC_qsys.qsys   ;
; Altera ; error_adapter                             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_st_adapter                  ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                            ; LPC_qsys.qsys   ;
; Altera ; error_adapter                             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0               ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux_002                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent                                                                                                          ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo                                                                                                     ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_interface_avl_0_translator                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent                                                                                               ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo                                                                                          ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator                                                                                     ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_agent                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_avalon_sc_fifo                     ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo                                                                                         ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_slave_translator            ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_slave_0_translator                                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_agent                ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent                                                                                                           ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_traffic_limiter             ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter                                                                                                      ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_master_translator           ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator                                                                                                 ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router                      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router                                                                                                                      ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router                      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001                                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router                      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_002                                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_router                      ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_003                                                                                                              ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                            ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_demultiplexer               ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_002                                                                                                            ; LPC_qsys.qsys   ;
; Altera ; altera_merlin_multiplexer                 ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                    ; LPC_qsys.qsys   ;
; Altera ; altera_reset_controller                   ; 15.0         ; N/A          ; N/A          ; |LinearPrediction|LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller                                                                                                                                                                     ; LPC_qsys.qsys   ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                 ;                 ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                             ;                 ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                   ;                 ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                 ;                 ;
; Altera ; Signal Tap                                ; N/A          ; N/A          ; Licensed     ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                   ;                 ;
+--------+-------------------------------------------+--------------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master|state ;
+----------+----------+----------+----------+----------+-----------------------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0 ; state.S4                          ;
+----------+----------+----------+----------+----------+-----------------------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0                                 ;
; state.S1 ; 0        ; 0        ; 1        ; 1        ; 0                                 ;
; state.S2 ; 0        ; 1        ; 0        ; 1        ; 0                                 ;
; state.S3 ; 1        ; 0        ; 0        ; 1        ; 0                                 ;
; state.S4 ; 0        ; 0        ; 0        ; 1        ; 1                                 ;
+----------+----------+----------+----------+----------+-----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master|state ;
+----------+----------+----------+----------+----------+---------------------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0 ; state.S4                        ;
+----------+----------+----------+----------+----------+---------------------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ; 0                               ;
; state.S1 ; 0        ; 0        ; 1        ; 1        ; 0                               ;
; state.S2 ; 0        ; 1        ; 0        ; 1        ; 0                               ;
; state.S3 ; 1        ; 0        ; 0        ; 1        ; 0                               ;
; state.S4 ; 0        ; 0        ; 0        ; 1        ; 1                               ;
+----------+----------+----------+----------+----------+---------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                       ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                         ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                            ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                            ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                            ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                        ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                            ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                            ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                            ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                    ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                                                            ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                                                               ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                                                               ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                                                               ;
+-------------------------+----------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                                                           ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                                                               ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                                                               ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                                                               ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                                                               ;
+---------------------------+---------------------------+-------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state ;
+--------------+-------------+-------------+-------------+--------------+------------+--------------------------------------------------------------------------------------+
; Name         ; state.READ4 ; state.READ3 ; state.READ2 ; state.WRITE2 ; state.IDLE ; state.INIT                                                                           ;
+--------------+-------------+-------------+-------------+--------------+------------+--------------------------------------------------------------------------------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0            ; 0          ; 0                                                                                    ;
; state.IDLE   ; 0           ; 0           ; 0           ; 0            ; 1          ; 1                                                                                    ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 1            ; 0          ; 1                                                                                    ;
; state.READ2  ; 0           ; 0           ; 1           ; 0            ; 0          ; 1                                                                                    ;
; state.READ3  ; 0           ; 1           ; 0           ; 0            ; 0          ; 1                                                                                    ;
; state.READ4  ; 1           ; 0           ; 0           ; 0            ; 0          ; 1                                                                                    ;
+--------------+-------------+-------------+-------------+--------------+------------+--------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr ;
+-------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------+
; Name                          ; scc_state_curr.STATE_SCC_IDLE ; scc_state_curr.STATE_SCC_DONE ; scc_state_curr.STATE_SCC_LOAD                                                    ;
+-------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------+
; scc_state_curr.STATE_SCC_IDLE ; 0                             ; 0                             ; 0                                                                                ;
; scc_state_curr.STATE_SCC_LOAD ; 1                             ; 0                             ; 1                                                                                ;
; scc_state_curr.STATE_SCC_DONE ; 1                             ; 1                             ; 0                                                                                ;
+-------------------------------+-------------------------------+-------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|afi_clk_reg                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|afi_half_clk_reg                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|avl_clk_reg                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|config_clk_reg                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                      ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                            ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                                      ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                                  ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                            ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                                       ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                                     ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[2]                                                                                                                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[3]                                                                                                                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                 ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]                                    ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1                                     ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                                                             ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                                                              ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[8..31]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_burstcount[0]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_burstcount[0]                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[21..24]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[25..29]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[0..31]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ipending_reg[0..31]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_custom                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][90]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][90]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][90]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][90]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][90]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][90]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][90]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][90]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][70]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][70]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][70]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][70]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][70]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][70]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][70]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][70]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][70]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][70]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][71]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][71]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][89]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0..2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][90]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][89]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][90]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][89]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1..31]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][90]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_last_field[53]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][70]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_last_field[53]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][89]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][71]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][90]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][89]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][90]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][89]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                       ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                       ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                       ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                       ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                       ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                       ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                       ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_channel[0]                                                                                                                                                             ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_dest_id[0]                                                                                                                                                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][78]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][78]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][68]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][78]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][78]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                 ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_byteen_field[1]                                                                                                                                            ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_bwrap_field[0]                                                                                                                                             ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_byteen_field[0]                                                                                                                                            ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_byte_cnt_field[0,2,4]                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_last_field[35]                                                                                                                                             ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_byte_cnt_field[3]                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_last_field[33]                                                                                                                                             ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_last_field[34]                                                                                                                                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][75]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_byteen_field[0,1]                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_bwrap_field[0]                                                                                                                                             ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_byte_cnt_field[0,3]                                                                                                                                        ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_data_field[15]                                                                                                                                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                           ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_data_field[15]                                                                                                                                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_byte_cnt_field[2,4]                                                                                                                                        ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_data_field[15]                                                                                                                                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_last_field[33,34]                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_data_field[15]                                                                                                                                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_data_field[0..14]                                                                                                                                          ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_data_field[15]                                                                                                                                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][75]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_channel[1]                                                                           ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]                                                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_channel[0]                                                                           ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[0]                                                                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][76]                                                                   ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][107]                                                               ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][75]                                                                   ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][68]                                                                    ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                 ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][74]                                                                    ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                 ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][107]                                                                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][74]                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                           ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][68]                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                           ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][74]                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[5]                                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[9]                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[21]                                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[8]                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[20]                                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[7]                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[19]                                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[6]                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[18]                                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[5]                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[17]                                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[4]                                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[3]                                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[2]                                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[1]                                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_dest_id[1]                                                                                                                                                             ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter|last_channel[1]                                                                                                                                                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][107]                                                                                                                                                 ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][107]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent|hold_waitrequest                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent|hold_waitrequest                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|waitrequest_reset_override                                                           ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|waitrequest_reset_override                                                         ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|waitrequest_reset_override                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|waitrequest_reset_override                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][74]                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][89]                                                                   ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][76]                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][107]                                                                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][76]                                                                   ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][107]                                                               ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][74]                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][75]                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][107]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][74]                                                                    ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                 ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][75]                                                                    ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                 ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][74]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][77]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][78]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][76]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][107]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][74]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][77]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][78]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][76]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][107]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][74]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][77]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][78]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][76]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][107]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][74]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][77]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][78]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][76]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][107]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][74]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][77]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][78]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][76]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][107]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][74]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][77]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][78]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][76]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][107]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][74]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][77]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][78]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][76]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][107]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][74]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][77]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][78]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][68]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][76]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][107]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][75]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][74]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[0]                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[23]                                                                                           ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][74]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][77]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][78]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][68]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][76]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][107]                                                                                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][75]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][74]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                  ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                               ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                  ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                               ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                  ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                               ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][78]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..26]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][75]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_data_field[15]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..26]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][75]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[0,1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0..2]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[0..15]                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_address_field[2..31]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_last_field[34]                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_address_field[2..31]                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_last_field[35]                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..31]                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][76]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][76]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][74]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_use_reg                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_use_reg                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[0..15]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|byteen_reg[0..3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[0..15]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|byteen_reg[0..3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][68]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2..5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][77]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][76]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2..5]                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[48]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][104]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[0..47]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][78]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][77]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][76]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][76]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[0..5]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][106]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][106]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][106]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][106]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][106]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][106]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][106]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][106]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][106]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][106]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][106]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][106]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][106]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][106]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][106]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][106]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][106]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][106]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][106]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][106]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[20]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[11]                                                                                              ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[17]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[16]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]                                                                                            ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[4]                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                                               ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[3]                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][33]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][32]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][35]                                                                                                                                                                ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][34]                                                                                                                                                             ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][33]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][32]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][35]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][34]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][33]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][32]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][35]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][34]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][32]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][34]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][32]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][34]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][32]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][34]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][32]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][34]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][32]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][34]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][32]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][34]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][32]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][34]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][32]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                 ; Merged with LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][34]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.INIT                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ4                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|write_master:ddr3_write_master|state~2                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|write_master:ddr3_write_master|state~3                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|read_master:ddr3_read_master|state~2                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|read_master:ddr3_read_master|state~3                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~26                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~27                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~28                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~29                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                         ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~6                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~7                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~8                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~9                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~10                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~11                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~12                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~13                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~14                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~15                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~16                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~17                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~18                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~19                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~20                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~21                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~22                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~23                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~24                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~25                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~26                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~27                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~28                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~29                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~30                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~31                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~32                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~33                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~34                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~35                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~36                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~37                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~6                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~7                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~8                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~9                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~10                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~11                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~12                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~13                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~14                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~15                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~16                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~17                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~18                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~19                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~20                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~21                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~22                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~23                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~24                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~25                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~26                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~27                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~28                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~29                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~30                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~31                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~32                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~33                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~34                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~35                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28..31]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19..31]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 2219                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_data_field[15]                                                                                                   ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[15],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[14],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[13],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[12],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[11],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[10],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][76]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_address_field[0]                                                                                                 ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][76],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][78],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][77],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][76]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_cmpr_read                                                                                                        ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[11],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[10],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[9],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[7],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_data_field[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                                               ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                                                               ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_use_reg,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[15],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[14],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[13],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[12],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[11],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[10],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[9],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[8],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[7],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[6],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[5],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[4],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|data_reg[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|byteen_reg[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|byteen_reg[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|byteen_reg[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|byteen_reg[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][104],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][104],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][104]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][75]                                                                                                                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                               ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][75]                                                                                                                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][74],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][74],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                               ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][78],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][77],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][76],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][90]                                                                                                                       ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][90],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][90],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][90],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][90],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][90],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][90],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][90],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][90],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][90],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][90],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][89]                                                                                                                       ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_last_field[53],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][89]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][89]                                                                                                                       ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_last_field[53],                                                                                                                                          ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][89]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][89]                                                                                                                       ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][89],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][89],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][89]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[0][70]                                                                                                                       ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][70],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][70],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][70],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][70],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][70],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][70],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][70],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][70],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][70],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][70],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][70]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[0][71]                                                                                                                       ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][71],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][71],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][71],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][71],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][71],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][71],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][71],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][71],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][71],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][71],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][71]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][78]                                                                                                                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                               ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|p0_reg_last_field[34]                                                                                                   ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[47],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[46],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[45],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[44],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[43],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[42],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[41],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[40],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[39],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[38],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[37],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[36],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[35],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[34],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[33],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[32],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[31],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[30],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[29],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[28],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[27],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[26],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[25],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[24],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[23],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[22],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[21],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[20],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[19],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[18],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[17],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[16],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[15],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[14],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[13],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[12],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[11],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[10],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[9],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[8],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[7],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[6],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[4],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem_used[1]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[48][68]                                                                                                                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[47][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[46][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[45][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[44][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[43][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[42][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[41][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[40][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[39][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[38][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[37][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[36][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[35][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[34][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[33][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[32][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[31][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[30][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[29][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[28][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[27][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[26][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[25][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[24][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[23][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[22][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[21][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[20][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[19][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[18][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[17][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[16][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[15][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[14][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[13][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[12][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[11][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[10][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[9][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[8][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[7][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[6][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[5][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[4][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[3][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[2][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo|mem[1][68]                                                                                                                                                               ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[48][68]                                                                                                                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[47][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[46][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[45][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[44][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[43][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[42][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[41][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[40][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[39][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[38][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[37][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[36][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[35][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[34][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[33][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[32][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[31][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[30][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[29][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[28][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[27][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[26][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[25][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[24][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[23][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[22][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[21][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[20][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[19][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[18][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[17][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[16][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[15][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[14][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[13][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[12][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[11][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[10][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[9][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[8][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[7][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[6][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[5][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[4][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[3][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[2][68],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem[1][68]                                                                                                                                                               ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[48][106]                                                                                                                     ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[47][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[46][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[45][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[44][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[43][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[42][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[41][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[40][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[39][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[38][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[37][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[36][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[35][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[34][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[33][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[32][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[31][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[30][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[29][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[28][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[27][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[26][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[25][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[24][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[23][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[22][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[21][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[20][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[19][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[18][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[17][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[16][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[15][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[14][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[13][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[12][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[11][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[10][106],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[9][106],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[8][106],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[7][106],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[6][106],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[5][106],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[4][106],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[3][106],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[2][106],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[1][106]                                                                                                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                        ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                                               ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                              ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                                                               ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|p0_use_reg,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[9],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[8],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[7],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[6],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[5],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[4],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|data_reg[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|byteen_reg[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|byteen_reg[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|byteen_reg[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                                ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                                 ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][89]                         ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy             ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][75]                                    ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][68],                                                                           ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],            ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                        ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[1]                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[1],                                                       ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][106],                                                                          ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][106]                                                                           ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[1]                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[1],                                                       ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][106],                                                               ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][106]                                                                ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                            ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][75]                                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][68],                                                                             ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]               ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                     ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][90]                                      ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][90],                                                                             ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][90]                          ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][90],                                                                 ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port clock_enable ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][75]                          ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][68],                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                            ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][90],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                           ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][90],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ;                                ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                               ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                    ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                             ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[21]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[21]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_burstcount[0]                                                                                                            ; Stuck at VCC                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_burstcount[0]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[31]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[31]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[22]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[22]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][106]                         ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][106]                                                                 ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[23]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[23]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][106]                                     ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][106]                                                                             ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[24]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[24]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                          ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][106]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[25]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[25]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem[0][68]                                                                                                                       ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                          ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[26]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[26]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][106]                                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][106]                                                                                                                                                   ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[27]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[27]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[19]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[19]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[28]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[28]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[30]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[30]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][76]                          ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][76]                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[29]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[29]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][76]                                      ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                            ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                    ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[9]                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[9]                                                                                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[8]                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[8]                                                                                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[7]                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[7]                                                                                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[6]                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[6]                                                                                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[5]                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[5]                                                                                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[4]                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[4]                                                                                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[3]                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[3]                                                                                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[2]                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[2]                                                                                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[1]                                                                                            ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1]                                                                                                                                ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[11]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[11]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[12]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[12]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                           ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[20]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[20]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[13]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[13]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[14]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[14]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[15]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[15]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[16]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[16]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[17]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[17]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0]                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|prev_request[0]                                                        ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[2]                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[2]                                                        ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[18]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[18]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0]                      ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|prev_request[0]                                                        ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][89]                          ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][89]                                                                  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][89]                                      ; Lost Fanouts                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][89]                                                                              ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[10]                                                                                           ; Stuck at GND                   ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[10]                                                                                                                               ;
;                                                                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2629  ;
; Number of registers using Synchronous Clear  ; 405   ;
; Number of registers using Synchronous Load   ; 591   ;
; Number of registers using Asynchronous Clear ; 1722  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1585  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                           ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent|hold_waitrequest                                                                                                                                         ; 10      ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                ; 238     ;
; LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                 ; 344     ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                  ; 3       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                 ; 593     ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                ; 12      ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 51      ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 12      ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                        ; 4       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                 ; 1       ;
; LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                  ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_dly                                                                                                                             ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                        ; 2       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                           ; 56      ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                             ; 229     ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                 ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                         ; 2       ;
; LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                  ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                        ; 2       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[2]                                                                                                                        ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                     ; 9       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest                                                                                                                                ; 12      ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                               ; 3       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[14]                                                                                                                      ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                ; 32      ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[0]                                                                                                                                 ; 2       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                              ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[3]                                                                                                                        ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                     ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[1]                                                                                                                                 ; 2       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[2]                                                                                                                                 ; 2       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_byteenable[3]                                                                                                                                 ; 2       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[0]                                                                                                                              ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                              ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[4]                                                                                                                        ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                     ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                      ; 2       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[1]                                                                                                                              ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[2]                                                                                                                              ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_byteenable[3]                                                                                                                              ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[5]                                                                                                                        ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[6]                                                                                                                        ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n           ; 8       ;
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                              ; 8       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[7]                                                                                                                        ; 1       ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[8]                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                    ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                    ; 3       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                     ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                               ; Megafunction                                                                                                               ; Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]                                    ; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0                                    ; RAM  ;
; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[27]                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[19]                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[21]                                                                                                                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[13]                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter|pending_response_count[4]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                       ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo|mem_used[18]                                                                                                                                                  ;
; 3:1                ; 47 bits   ; 94 LEs        ; 0 LEs                ; 94 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo|mem_used[18]                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[18]                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[24]                                                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[15]                                                                                                                               ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[0]                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[15]                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[0]                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[3]                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master|ddr_addr[5]                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master|ddr_addr[31]                                                                                                                                                                                                                            ;
; 8:1                ; 31 bits   ; 155 LEs       ; 124 LEs              ; 31 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master|readdata[3]                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][26]                                                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][7]                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[0]                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[0]                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dm_ena[0]                                                                                                                                          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master|addr_step[23]                                                                                                                                                                                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master|addr_step[23]                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master|stream_length[29]                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master|stream_length[17]                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master|addr_init[6]                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master|addr_init[23]                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[7]                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[30]                                                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[7]                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master|count[9]                                                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                          ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[12]                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[2]                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[6]                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[2]                                          ;
; 10:1               ; 31 bits   ; 186 LEs       ; 124 LEs              ; 62 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master|readdata[15]                                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b|out_data[4]                                                                                                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b|out_data[2]                                                                                                                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]             ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]                                                                                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                         ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]                                                                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                  ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                                                              ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                           ;
; 18:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                         ;
; 18:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; Yes        ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_next                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[13]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[8]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[9]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[0]                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft1                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router|src_channel[0]                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_logic_result[21]                                                                                                                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wr_data[16]                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_dst_regnum[4]                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr_decode[1]                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Selector1                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                           ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |LinearPrediction|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0 ;
+---------------------------------------+--------+------+-----------------------------------------------------------+
; Assignment                            ; Value  ; From ; To                                                        ;
+---------------------------------------+--------+------+-----------------------------------------------------------+
; IP_TOOL_NAME                          ; common ; -    ; -                                                         ;
; IP_TOOL_VERSION                       ; 15.0   ; -    ; -                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100    ; -    ; -                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF    ; -    ; -                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF    ; -    ; -                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF    ; -    ; -                                                         ;
; IGNORE_LCELL_BUFFERS                  ; off    ; -    ; pll_afi_clk                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS          ; off    ; -    ; pll_afi_clk                                               ;
+---------------------------------------+--------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------+
; Assignment                            ; Value                            ; From ; To                          ;
+---------------------------------------+----------------------------------+------+-----------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                           ;
; IP_TOOL_VERSION                       ; 15.0                             ; -    ; -                           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                           ;
+---------------------------------------+----------------------------------+------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                    ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[0]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                                                 ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_clk_reg                                                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_clk_reg                                                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                                                           ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_half_clk_reg                                                                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_half_clk_reg                                                                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                                                      ;
; DONT_MERGE_REGISTER       ; on    ; -    ; avl_clk_reg                                                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                                                           ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; avl_clk_reg                                                                                                           ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                                                           ;
; DONT_MERGE_REGISTER       ; on    ; -    ; config_clk_reg                                                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                                                        ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; config_clk_reg                                                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                                                        ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[1]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[2]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[3]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[4]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[5]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[6]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                                                 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[7]                                                                                                 ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                                                 ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                         ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL                ; OFF   ; -    ; -                                                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_mem_stable_n                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_mem_stable_n                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_n                                                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_n                                                                                                                                                ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_afi_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[17]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[17]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[17]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[16]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[16]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[16]                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_ctl_reset_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_addr_cmd_clk ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_resync_clk ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                       ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                      ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_seq_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_scc_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_avl_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                    ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                                                                   ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                                                                  ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                         ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                 ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                         ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_quk1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                                                    ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                                                   ;
+---------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                            ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0 ;
+---------------------------------------+-------------------+------+----------------------------------------------+
; Assignment                            ; Value             ; From ; To                                           ;
+---------------------------------------+-------------------+------+----------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                            ;
; IP_TOOL_VERSION                       ; 15.0              ; -    ; -                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                            ;
+---------------------------------------+-------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_dll_cyclonev:dll0 ;
+---------------------------------------+-------------------+------+----------------------------------------------+
; Assignment                            ; Value             ; From ; To                                           ;
+---------------------------------------+-------------------+------+----------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                            ;
; IP_TOOL_VERSION                       ; 15.0              ; -    ; -                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                            ;
+---------------------------------------+-------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                 ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                ;
+---------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0 ;
+--------------------------------------+-----------+--------------------------------------------------------------------------------------+
; Parameter Name                       ; Value     ; Type                                                                                 ;
+--------------------------------------+-----------+--------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V ; String                                                                               ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0         ; Signed Integer                                                                       ;
; REF_CLK_FREQ                         ; 125.0 MHz ; String                                                                               ;
; REF_CLK_PERIOD_PS                    ; 8000      ; Signed Integer                                                                       ;
; PLL_AFI_CLK_FREQ_STR                 ; 300.0 MHz ; String                                                                               ;
; PLL_MEM_CLK_FREQ_STR                 ; 300.0 MHz ; String                                                                               ;
; PLL_WRITE_CLK_FREQ_STR               ; 300.0 MHz ; String                                                                               ;
; PLL_ADDR_CMD_CLK_FREQ_STR            ; 300.0 MHz ; String                                                                               ;
; PLL_AFI_HALF_CLK_FREQ_STR            ; 150.0 MHz ; String                                                                               ;
; PLL_NIOS_CLK_FREQ_STR                ; 60.0 MHz  ; String                                                                               ;
; PLL_CONFIG_CLK_FREQ_STR              ; 20.0 MHz  ; String                                                                               ;
; PLL_P2C_READ_CLK_FREQ_STR            ;           ; String                                                                               ;
; PLL_C2P_WRITE_CLK_FREQ_STR           ;           ; String                                                                               ;
; PLL_HR_CLK_FREQ_STR                  ;           ; String                                                                               ;
; PLL_DR_CLK_FREQ_STR                  ;           ; String                                                                               ;
; PLL_AFI_CLK_FREQ_SIM_STR             ; 3334 ps   ; String                                                                               ;
; PLL_MEM_CLK_FREQ_SIM_STR             ; 3334 ps   ; String                                                                               ;
; PLL_WRITE_CLK_FREQ_SIM_STR           ; 3334 ps   ; String                                                                               ;
; PLL_ADDR_CMD_CLK_FREQ_SIM_STR        ; 3334 ps   ; String                                                                               ;
; PLL_AFI_HALF_CLK_FREQ_SIM_STR        ; 6668 ps   ; String                                                                               ;
; PLL_NIOS_CLK_FREQ_SIM_STR            ; 16670 ps  ; String                                                                               ;
; PLL_CONFIG_CLK_FREQ_SIM_STR          ; 50010 ps  ; String                                                                               ;
; PLL_P2C_READ_CLK_FREQ_SIM_STR        ; 0 ps      ; String                                                                               ;
; PLL_C2P_WRITE_CLK_FREQ_SIM_STR       ; 0 ps      ; String                                                                               ;
; PLL_HR_CLK_FREQ_SIM_STR              ; 0 ps      ; String                                                                               ;
; PLL_DR_CLK_FREQ_SIM_STR              ; 0 ps      ; String                                                                               ;
; AFI_CLK_PHASE                        ; 0 ps      ; String                                                                               ;
; AFI_PHY_CLK_PHASE                    ; 0 ps      ; String                                                                               ;
; MEM_CLK_PHASE                        ; 0 ps      ; String                                                                               ;
; WRITE_CLK_PHASE                      ; 2500 ps   ; String                                                                               ;
; ADDR_CMD_CLK_PHASE                   ; 2500 ps   ; String                                                                               ;
; AFI_HALF_CLK_PHASE                   ; 0 ps      ; String                                                                               ;
; AVL_CLK_PHASE                        ; 416 ps    ; String                                                                               ;
; CONFIG_CLK_PHASE                     ; 0 ps      ; String                                                                               ;
; MEM_CLK_PHASE_SIM                    ; 0 ps      ; String                                                                               ;
; WRITE_CLK_PHASE_SIM                  ; 2500 ps   ; String                                                                               ;
; ADDR_CMD_CLK_PHASE_SIM               ; 2500 ps   ; String                                                                               ;
; ABSTRACT_REAL_COMPARE_TEST           ; false     ; String                                                                               ;
+--------------------------------------+-----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0 ;
+--------------------------------------+-----------------------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                                   ; Type                                               ;
+--------------------------------------+-----------------------------------------+----------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V                               ; String                                             ;
; IS_HHP_HPS                           ; false                                   ; String                                             ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                                       ; Signed Integer                                     ;
; OCT_TERM_CONTROL_WIDTH               ; 16                                      ; Signed Integer                                     ;
; MEM_IF_ADDR_WIDTH                    ; 13                                      ; Signed Integer                                     ;
; MEM_IF_BANKADDR_WIDTH                ; 3                                       ; Signed Integer                                     ;
; MEM_IF_CK_WIDTH                      ; 1                                       ; Signed Integer                                     ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                                       ; Signed Integer                                     ;
; MEM_IF_CS_WIDTH                      ; 1                                       ; Signed Integer                                     ;
; MEM_IF_DM_WIDTH                      ; 2                                       ; Signed Integer                                     ;
; MEM_IF_CONTROL_WIDTH                 ; 1                                       ; Signed Integer                                     ;
; MEM_IF_DQ_WIDTH                      ; 16                                      ; Signed Integer                                     ;
; MEM_IF_DQS_WIDTH                     ; 2                                       ; Signed Integer                                     ;
; MEM_IF_READ_DQS_WIDTH                ; 2                                       ; Signed Integer                                     ;
; MEM_IF_WRITE_DQS_WIDTH               ; 2                                       ; Signed Integer                                     ;
; MEM_IF_ODT_WIDTH                     ; 1                                       ; Signed Integer                                     ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                                       ; Signed Integer                                     ;
; SCC_DATA_WIDTH                       ; 1                                       ; Signed Integer                                     ;
; READ_VALID_FIFO_SIZE                 ; 16                                      ; Signed Integer                                     ;
; READ_FIFO_SIZE                       ; 8                                       ; Signed Integer                                     ;
; MR1_ODS                              ; 0                                       ; Signed Integer                                     ;
; MR1_RTT                              ; 0                                       ; Signed Integer                                     ;
; MR2_RTT_WR                           ; 0                                       ; Signed Integer                                     ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                                       ; Signed Integer                                     ;
; CALIB_REG_WIDTH                      ; 8                                       ; Signed Integer                                     ;
; TB_PROTOCOL                          ; DDR3                                    ; String                                             ;
; TB_MEM_CLK_FREQ                      ; 300.0                                   ; String                                             ;
; TB_RATE                              ; FULL                                    ; String                                             ;
; TB_MEM_DQ_WIDTH                      ; 16                                      ; String                                             ;
; TB_MEM_DQS_WIDTH                     ; 2                                       ; String                                             ;
; TB_PLL_DLL_MASTER                    ; true                                    ; String                                             ;
; FAST_SIM_CALIBRATION                 ; false                                   ; String                                             ;
; AC_ROM_INIT_FILE_NAME                ; LPC_qsys_DDR3_interface_s0_AC_ROM.hex   ; String                                             ;
; INST_ROM_INIT_FILE_NAME              ; LPC_qsys_DDR3_interface_s0_inst_ROM.hex ; String                                             ;
+--------------------------------------+-----------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy ;
+---------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value                                   ; Type                                                                                                       ;
+---------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V                               ; String                                                                                                     ;
; IS_HHP_HPS                      ; false                                   ; String                                                                                                     ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16                                      ; Signed Integer                                                                                             ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16                                      ; Signed Integer                                                                                             ;
; MEM_ADDRESS_WIDTH               ; 13                                      ; Signed Integer                                                                                             ;
; MEM_BANK_WIDTH                  ; 3                                       ; Signed Integer                                                                                             ;
; MEM_IF_CS_WIDTH                 ; 1                                       ; Signed Integer                                                                                             ;
; MEM_CLK_EN_WIDTH                ; 1                                       ; Signed Integer                                                                                             ;
; MEM_CK_WIDTH                    ; 1                                       ; Signed Integer                                                                                             ;
; MEM_ODT_WIDTH                   ; 1                                       ; Signed Integer                                                                                             ;
; MEM_DQS_WIDTH                   ; 2                                       ; Signed Integer                                                                                             ;
; MEM_DM_WIDTH                    ; 2                                       ; Signed Integer                                                                                             ;
; MEM_CONTROL_WIDTH               ; 1                                       ; Signed Integer                                                                                             ;
; MEM_DQ_WIDTH                    ; 16                                      ; Signed Integer                                                                                             ;
; MEM_READ_DQS_WIDTH              ; 2                                       ; Signed Integer                                                                                             ;
; MEM_WRITE_DQS_WIDTH             ; 2                                       ; Signed Integer                                                                                             ;
; DLL_DELAY_CTRL_WIDTH            ; 7                                       ; Signed Integer                                                                                             ;
; MR1_ODS                         ; 0                                       ; Signed Integer                                                                                             ;
; MR1_RTT                         ; 0                                       ; Signed Integer                                                                                             ;
; MR2_RTT_WR                      ; 0                                       ; Signed Integer                                                                                             ;
; TB_PROTOCOL                     ; DDR3                                    ; String                                                                                                     ;
; TB_MEM_CLK_FREQ                 ; 300.0                                   ; String                                                                                                     ;
; TB_RATE                         ; FULL                                    ; String                                                                                                     ;
; TB_MEM_DQ_WIDTH                 ; 16                                      ; String                                                                                                     ;
; TB_MEM_DQS_WIDTH                ; 2                                       ; String                                                                                                     ;
; TB_PLL_DLL_MASTER               ; true                                    ; String                                                                                                     ;
; FAST_SIM_MODEL                  ; 0                                       ; Signed Integer                                                                                             ;
; FAST_SIM_CALIBRATION            ; false                                   ; String                                                                                                     ;
; CALIB_REG_WIDTH                 ; 8                                       ; Signed Integer                                                                                             ;
; AC_ROM_INIT_FILE_NAME           ; LPC_qsys_DDR3_interface_s0_AC_ROM.hex   ; String                                                                                                     ;
; INST_ROM_INIT_FILE_NAME         ; LPC_qsys_DDR3_interface_s0_inst_ROM.hex ; String                                                                                                     ;
+---------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_READ_DQS_WIDTH ; 2     ; Signed Integer                                                                                                                                                                                    ;
; NUM_AFI_RESET      ; 4     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_afi_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                          ;
; NUM_RESET_OUTPUT  ; 4     ; Signed Integer                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_ctl_reset_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                ;
; NUM_RESET_OUTPUT  ; 2     ; Signed Integer                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_addr_cmd_clk ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_resync_clk ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                             ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_seq_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                          ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_scc_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                          ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_avl_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 2     ; Signed Integer                                                                                                                                                                                                                                          ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                          ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 13        ; Signed Integer                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 2         ; Signed Integer                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 2         ; Signed Integer                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 16        ; Signed Integer                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 2         ; Signed Integer                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 2         ; Signed Integer                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; false     ; String                                                                                                                                                                                        ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                   ;
; MEM_ADDRESS_WIDTH     ; 13        ; Signed Integer                                                                                                                                                                                                                                                           ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                           ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                           ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                           ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                           ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                           ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                           ;
; AFI_ADDRESS_WIDTH     ; 52        ; Signed Integer                                                                                                                                                                                                                                                           ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                           ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                           ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                           ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                           ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                           ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                           ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                           ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                   ;
; IS_HHP_HPS            ; false     ; String                                                                                                                                                                                                                                                                   ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                      ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                  ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                  ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_DQS_TRACKING                 ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                        ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                  ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                  ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_DQS_TRACKING                 ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                  ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                  ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH            ; 10    ; Signed Integer                                                                                                                                     ;
; CLKEN_LAGS_RESET ; 0     ; Signed Integer                                                                                                                                     ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                           ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY  ; CYCLONEV ; String                                                                                                                                                         ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                                    ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_a.mif ; String                                                                                                                                                                                                                                  ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                                  ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                                    ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_b.mif ; String                                                                                                                                                                                                                                  ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                                  ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst ;
+------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                                                     ;
+------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 32       ; Signed Integer                                                                                                                           ;
; AVL_ADDR_WIDTH         ; 13       ; Signed Integer                                                                                                                           ;
; MEM_IF_READ_DQS_WIDTH  ; 2        ; Signed Integer                                                                                                                           ;
; MEM_IF_WRITE_DQS_WIDTH ; 2        ; Signed Integer                                                                                                                           ;
; MEM_IF_DQ_WIDTH        ; 16       ; Signed Integer                                                                                                                           ;
; MEM_IF_DM_WIDTH        ; 2        ; Signed Integer                                                                                                                           ;
; MEM_NUMBER_OF_RANKS    ; 1        ; Signed Integer                                                                                                                           ;
; DLL_DELAY_CHAIN_LENGTH ; 8        ; Signed Integer                                                                                                                           ;
; FAMILY                 ; CYCLONEV ; String                                                                                                                                   ;
; USE_2X_DLL             ; false    ; String                                                                                                                                   ;
; USE_DQS_TRACKING       ; 0        ; Signed Integer                                                                                                                           ;
; USE_SHADOW_REGS        ; 0        ; Signed Integer                                                                                                                           ;
; DUAL_WRITE_CLOCK       ; 0        ; Signed Integer                                                                                                                           ;
; TRK_PARALLEL_SCC_LOAD  ; 0        ; Signed Integer                                                                                                                           ;
; SCC_DATA_WIDTH         ; 1        ; Signed Integer                                                                                                                           ;
+------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                                                                                                                                                                         ;
; DEPTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                                   ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                                ;
; WIDTH                               ; 19           ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD                             ; 6            ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS                            ; 64           ; Untyped                                                                                                                                                                                                ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                                ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                                ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                                ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                                ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                                ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY                       ; Cyclone V    ; Untyped                                                                                                                                                                                                ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                                ;
; INTENDED_DEVICE_FAMILY              ; Stratix IV   ; Untyped                                                                                                                                                                                                ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                                ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                         ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER                      ; dpram_k3s1   ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                         ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                               ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATAWIDTH              ; 19    ; Signed Integer                                                                                                                                                                                     ;
; IO_SDATA_BITS          ; 25    ; Signed Integer                                                                                                                                                                                     ;
; DQS_SDATA_BITS         ; 30    ; Signed Integer                                                                                                                                                                                     ;
; AVL_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                                     ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                             ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 19    ; Signed Integer                                                                                                                                                                                                                                                        ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                        ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                                                                                                ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                                   ;
; AVL_ADDR_WIDTH      ; 4     ; Signed Integer                                                                                                                                   ;
; AVL_NUM_SYMBOLS     ; 4     ; Signed Integer                                                                                                                                   ;
; AVL_SYMBOL_WIDTH    ; 8     ; Signed Integer                                                                                                                                   ;
; REGISTER_RDATA      ; 0     ; Signed Integer                                                                                                                                   ;
; NUM_REGFILE_WORDS   ; 16    ; Signed Integer                                                                                                                                   ;
; DEBUG_REG_FILE_WORD ; 2     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                     ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                     ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_c9v1      ; Untyped                                                                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 32    ; Signed Integer                                                                                                                                    ;
; MASTER_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                    ;
; SLAVE_DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                                    ;
; SYMBOL_WIDTH              ; 8     ; Signed Integer                                                                                                                                    ;
; ADDRESS_WIDTH             ; 16    ; Signed Integer                                                                                                                                    ;
; BURSTCOUNT_WIDTH          ; 3     ; Signed Integer                                                                                                                                    ;
; MASTER_ADDRESS_WIDTH      ; 10    ; Signed Integer                                                                                                                                    ;
; SLAVE_ADDRESS_WIDTH       ; 10    ; Signed Integer                                                                                                                                    ;
; WORKAROUND_HARD_PHY_ISSUE ; 1     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem ;
+------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                                        ; Type                                                                                                                        ;
+------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; AVL_ADDR_WIDTH   ; 13                                           ; Signed Integer                                                                                                              ;
; AVL_DATA_WIDTH   ; 32                                           ; Signed Integer                                                                                                              ;
; AVL_SYMBOL_WIDTH ; 8                                            ; Signed Integer                                                                                                              ;
; AVL_NUM_SYMBOLS  ; 4                                            ; Signed Integer                                                                                                              ;
; MEM_SIZE         ; 23552                                        ; Signed Integer                                                                                                              ;
; INIT_FILE        ; LPC_qsys_DDR3_interface_s0_sequencer_mem.hex ; String                                                                                                                      ;
; RAM_BLOCK_TYPE   ; AUTO                                         ; String                                                                                                                      ;
+------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                                ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                                                                                                                             ;
; WIDTH_A                            ; 32                                           ; Signed Integer                                                                                                                      ;
; WIDTHAD_A                          ; 13                                           ; Signed Integer                                                                                                                      ;
; NUMWORDS_A                         ; 5888                                         ; Signed Integer                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                                                             ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                                                                             ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                                            ; Signed Integer                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Signed Integer                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                             ;
; INIT_FILE                          ; LPC_qsys_DDR3_interface_s0_sequencer_mem.hex ; Untyped                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 5888                                         ; Signed Integer                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_quk1                              ; Untyped                                                                                                                             ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                                             ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                                                                             ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                                                                                             ;
; HDL_ADDR_WIDTH    ; 32    ; Signed Integer                                                                                                                             ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                                                                             ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                                                                                             ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                                                                                             ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                                                       ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                       ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                                ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                                ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                                                ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                                                ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                                                ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                ;
; ID                        ; 2     ; Signed Integer                                                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                                                                                                              ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002:router_002|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_003|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004:router_004|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_005|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006:router_006|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                                                                ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                                                                ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                                            ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                                            ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                       ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                       ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                       ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                       ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                                                       ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                                                       ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                         ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                               ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                               ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                       ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                       ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                         ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                  ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                                  ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                         ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                               ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                               ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                               ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                               ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                               ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                               ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                                                     ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                          ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                ;
; AVL_ADDR_WIDTH                          ; 25                                                               ; Signed Integer                                ;
; AVL_DATA_WIDTH                          ; 32                                                               ; Signed Integer                                ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                ;
; MEM_IF_DQS_WIDTH                        ; 2                                                                ; Signed Integer                                ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                ;
; AFI_ADDR_WIDTH                          ; 13                                                               ; Signed Integer                                ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                ;
; AFI_DM_WIDTH                            ; 4                                                                ; Signed Integer                                ;
; AFI_DQ_WIDTH                            ; 32                                                               ; Signed Integer                                ;
; AFI_WRITE_DQS_WIDTH                     ; 2                                                                ; Signed Integer                                ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                ;
; AVL_DATA_WIDTH_PORT_0                   ; 32                                                               ; Signed Integer                                ;
; AVL_DATA_WIDTH_PORT_1                   ; 32                                                               ; Signed Integer                                ;
; AVL_DATA_WIDTH_PORT_2                   ; 32                                                               ; Signed Integer                                ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                ;
; AVL_ADDR_WIDTH_PORT_0                   ; 25                                                               ; Signed Integer                                ;
; AVL_ADDR_WIDTH_PORT_1                   ; 25                                                               ; Signed Integer                                ;
; AVL_ADDR_WIDTH_PORT_2                   ; 25                                                               ; Signed Integer                                ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 4                                                                ; Signed Integer                                ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 4                                                                ; Signed Integer                                ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 4                                                                ; Signed Integer                                ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                ;
; LSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                ;
; MSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                ;
; LSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                ;
; MSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                ;
; LSB_WFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                ;
; MSB_WFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                ;
; LSB_RFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                ;
; MSB_RFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                ;
; LSB_WFIFO_PORT_2                        ; 2                                                                ; Signed Integer                                ;
; MSB_WFIFO_PORT_2                        ; 2                                                                ; Signed Integer                                ;
; LSB_RFIFO_PORT_2                        ; 2                                                                ; Signed Integer                                ;
; MSB_RFIFO_PORT_2                        ; 2                                                                ; Signed Integer                                ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                        ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                        ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                        ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                        ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                        ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                        ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                        ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                        ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                        ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                        ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                        ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_16                                                        ; String                                        ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                        ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                        ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                        ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                        ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                        ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                        ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                        ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                        ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                        ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                        ;
; ENUM_CMD_PORT_IN_USE_0                  ; TRUE                                                             ; String                                        ;
; ENUM_CMD_PORT_IN_USE_1                  ; TRUE                                                             ; String                                        ;
; ENUM_CMD_PORT_IN_USE_2                  ; TRUE                                                             ; String                                        ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                        ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                        ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                        ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                        ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                        ;
; ENUM_CPORT0_TYPE                        ; BI_DIRECTION                                                     ; String                                        ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                        ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                        ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_1                                                           ; String                                        ;
; ENUM_CPORT1_TYPE                        ; BI_DIRECTION                                                     ; String                                        ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_1                                                           ; String                                        ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                        ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_2                                                           ; String                                        ;
; ENUM_CPORT2_TYPE                        ; BI_DIRECTION                                                     ; String                                        ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_2                                                           ; String                                        ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                        ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                        ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                        ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                        ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                        ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                        ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                        ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                        ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                        ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                        ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                        ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                        ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                        ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                        ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                        ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                        ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                        ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_32_BIT                                                ; String                                        ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                        ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                        ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                        ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                        ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_DQS_TRACKING                ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                        ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                        ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                        ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                        ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                        ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                        ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                        ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                        ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                        ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                        ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                        ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                        ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                        ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                        ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                        ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                        ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_2                                                      ; String                                        ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_16                                                 ; String                                        ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                        ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_13                                                    ; String                                        ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                        ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                        ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                        ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                        ;
; ENUM_MEM_IF_TFAW                        ; TFAW_14                                                          ; String                                        ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                        ;
; ENUM_MEM_IF_TRAS                        ; TRAS_11                                                          ; String                                        ;
; ENUM_MEM_IF_TRC                         ; TRC_15                                                           ; String                                        ;
; ENUM_MEM_IF_TRCD                        ; TRCD_5                                                           ; String                                        ;
; ENUM_MEM_IF_TRP                         ; TRP_5                                                            ; String                                        ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                        ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                        ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                        ;
; ENUM_MEM_IF_TWTR                        ; TWTR_5                                                           ; String                                        ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                        ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                        ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                        ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                        ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                        ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                        ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                        ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                        ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                        ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                        ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                        ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                        ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                        ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                        ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                        ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                        ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                        ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                        ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                        ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                        ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                        ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                        ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_32                                                        ; String                                        ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_32                                                        ; String                                        ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_32                                                        ; String                                        ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                        ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                        ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                        ;
; ENUM_RD_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                        ;
; ENUM_RD_FIFO_IN_USE_1                   ; TRUE                                                             ; String                                        ;
; ENUM_RD_FIFO_IN_USE_2                   ; TRUE                                                             ; String                                        ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                        ;
; ENUM_RD_PORT_INFO_0                     ; USE_0                                                            ; String                                        ;
; ENUM_RD_PORT_INFO_1                     ; USE_1                                                            ; String                                        ;
; ENUM_RD_PORT_INFO_2                     ; USE_2                                                            ; String                                        ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                        ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                        ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                        ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                        ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                        ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                        ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_1                                                       ; String                                        ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_2                                                       ; String                                        ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                        ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                        ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                        ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                        ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                        ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                        ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                        ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                        ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                        ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                        ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                        ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                        ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                        ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                        ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                        ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                        ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                        ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                        ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                        ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                        ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                        ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                        ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                        ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                        ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                        ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                        ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                        ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                        ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                        ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                        ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                        ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                        ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                        ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                        ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                        ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                        ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                        ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                        ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                        ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                        ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                        ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                        ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                        ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_1                                                       ; String                                        ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                        ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_2                                                       ; String                                        ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                        ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                        ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                        ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_32                                                        ; String                                        ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_32                                                        ; String                                        ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_32                                                        ; String                                        ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                        ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                        ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                        ;
; ENUM_WR_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                        ;
; ENUM_WR_FIFO_IN_USE_1                   ; TRUE                                                             ; String                                        ;
; ENUM_WR_FIFO_IN_USE_2                   ; TRUE                                                             ; String                                        ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                        ;
; ENUM_WR_PORT_INFO_0                     ; USE_0                                                            ; String                                        ;
; ENUM_WR_PORT_INFO_1                     ; USE_1                                                            ; String                                        ;
; ENUM_WR_PORT_INFO_2                     ; USE_2                                                            ; String                                        ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                        ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                        ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                        ;
; ENUM_WRITE_ODT_CHIP                     ; ODT_DISABLED                                                     ; String                                        ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                        ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                        ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                ;
; INTG_MEM_IF_TREFI                       ; 2341                                                             ; Signed Integer                                ;
; INTG_MEM_IF_TRFC                        ; 34                                                               ; Signed Integer                                ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                               ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                               ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                               ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                               ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                               ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0 ;
+------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                 ;
+------------------------+-------+------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                       ;
+------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_dll_cyclonev:dll0 ;
+----------------------------+---------+------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                           ;
+----------------------------+---------+------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                 ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                         ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                 ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3333 ps ; String                                                                                         ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                 ;
+----------------------------+---------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 32    ; Signed Integer                                                                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                         ;
; PLI_PORT       ; 50000 ; Signed Integer                                                         ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                    ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                    ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                    ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                    ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                    ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                    ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                            ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                            ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                    ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                      ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                      ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                      ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                     ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                           ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                           ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                   ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                   ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                               ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                               ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                               ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                               ;
; ENCODING       ; 0     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                            ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                            ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                            ;
; FAST_VER              ; 0     ; Signed Integer                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                            ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                  ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|read_master:ddr3_read_master ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; S0             ; 0     ; Signed Integer                                                     ;
; S1             ; 1     ; Signed Integer                                                     ;
; S2             ; 2     ; Signed Integer                                                     ;
; S3             ; 3     ; Signed Integer                                                     ;
; S4             ; 4     ; Signed Integer                                                     ;
; S5             ; 5     ; Signed Integer                                                     ;
; S6             ; 6     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|write_master:ddr3_write_master ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; S0             ; 0     ; Signed Integer                                                       ;
; S1             ; 1     ; Signed Integer                                                       ;
; S2             ; 2     ; Signed Integer                                                       ;
; S3             ; 3     ; Signed Integer                                                       ;
; S4             ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ddr3_interface_avl_1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 3     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ddr3_read_master_ddr3_avalon_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                               ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_H               ; 80    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_L               ; 77    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_H           ; 73    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_L           ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                               ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                               ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 49    ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router:router|LPC_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router_001:router_001|LPC_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 78    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 79    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ddr3_interface_avl_2_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 3     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:ddr3_write_master_ddr3_avalon_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                                ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                                ;
; PKT_CACHE_H               ; 80    ; Signed Integer                                                                                                                                ;
; PKT_CACHE_L               ; 77    ; Signed Integer                                                                                                                                ;
; PKT_THREAD_ID_H           ; 73    ; Signed Integer                                                                                                                                ;
; PKT_THREAD_ID_L           ; 73    ; Signed Integer                                                                                                                                ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 49    ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_router:router|LPC_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_1_router_001:router_001|LPC_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 78    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 79    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 1     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_interface_avl_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 3     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 49    ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_002|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_003|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 91    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 90    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 48    ; Signed Integer                                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                   ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                           ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 5888                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_write_master_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_write_master_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_read_master_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_interface_avl_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_write_master_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:jtag_master_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:ddr3_interface_avl_2_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_1_router_001:router_001|LPC_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ddr3_interface_avl_2_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:ddr3_interface_avl_2_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:ddr3_write_master_ddr3_avalon_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                              ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ddr3_interface_avl_2_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                          ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router_001:router_001|LPC_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router:router|LPC_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ddr3_read_master_ddr3_avalon_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ddr3_interface_avl_1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0"              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; afi_seq_busy            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                             ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                   ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                             ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                               ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND.                      ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                              ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006:router_006|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004:router_004|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_003|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002:router_002|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                            ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                             ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; s0_response ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; m0_response ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                  ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; s0_waitrequest_n      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; s0_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; s0_burstcount         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; s0_byteenable         ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; s0_readdatavalid      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; m0_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; m0_burstcount         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; m0_byteenable         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; m0_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                                                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avl_writedata[18..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst" ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                  ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; scc_sr_dqsenable_delayctrl   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_sr_dqsdisablen_delayctrl ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_sr_multirank_delayctrl   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0" ;
+-----------------+-------+----------+-------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                       ;
+-----------------+-------+----------+-------------------------------------------------------------------------------+
; seq_debugaccess ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                          ;
; capture_strobe_in       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                          ;
; capture_strobe_n_in     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                          ;
; capture_strobe_ena      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                          ;
; output_strobe_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; output_strobe_n_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; dr_clock_in             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                          ;
; read_data_in            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                          ;
; write_data_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
; capture_strobe_tracking ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                   ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (52 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                   ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                      ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                      ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                   ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                              ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_capture_clk         ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "read_capture_clk[1..1]" will be connected to GND.       ;
; reset_n_afi_clk[3..2]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; reset_n_resync_clk       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; seq_reset_mem_stable     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                   ;
; ctl_reset_n              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
; reset_n_read_capture_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                       ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0"                                       ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                  ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface" ;
+---------------------------+--------+----------+--------------------------------------+
; Port                      ; Type   ; Severity ; Details                              ;
+---------------------------+--------+----------+--------------------------------------+
; afi_clk                   ; Output ; Info     ; Explicitly unconnected               ;
; afi_half_clk              ; Output ; Info     ; Explicitly unconnected               ;
; afi_reset_n               ; Output ; Info     ; Explicitly unconnected               ;
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected               ;
; pll_mem_clk               ; Output ; Info     ; Explicitly unconnected               ;
; pll_write_clk             ; Output ; Info     ; Explicitly unconnected               ;
; pll_locked                ; Output ; Info     ; Explicitly unconnected               ;
; pll_write_clk_pre_phy_clk ; Output ; Info     ; Explicitly unconnected               ;
; pll_addr_cmd_clk          ; Output ; Info     ; Explicitly unconnected               ;
; pll_avl_clk               ; Output ; Info     ; Explicitly unconnected               ;
; pll_config_clk            ; Output ; Info     ; Explicitly unconnected               ;
; pll_mem_phy_clk           ; Output ; Info     ; Explicitly unconnected               ;
; afi_phy_clk               ; Output ; Info     ; Explicitly unconnected               ;
; pll_avl_phy_clk           ; Output ; Info     ; Explicitly unconnected               ;
+---------------------------+--------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "LPC_qsys:LPC_qsys"                         ;
+--------------------------+--------+----------+------------------------+
; Port                     ; Type   ; Severity ; Details                ;
+--------------------------+--------+----------+------------------------+
; read_master_stream_d_clk ; Output ; Info     ; Explicitly unconnected ;
+--------------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------------------+----------------+
; Type                               ; Count          ;
+------------------------------------+----------------+
; arriav_clk_phase_select            ; 34             ;
; arriav_ddio_in                     ; 16             ;
; arriav_ddio_oe                     ; 2              ;
; arriav_ddio_out                    ; 158            ;
; arriav_delay_chain                 ; 62             ;
; arriav_dll                         ; 1              ;
; arriav_dqs_config                  ; 2              ;
; arriav_dqs_delay_chain             ; 2              ;
; arriav_dqs_enable_ctrl             ; 2              ;
; arriav_ff                          ; 2540           ;
;     CLR                            ; 692            ;
;     CLR SCLR                       ; 64             ;
;     CLR SCLR SLD                   ; 16             ;
;     CLR SLD                        ; 100            ;
;     ENA                            ; 270            ;
;     ENA CLR                        ; 536            ;
;     ENA CLR SCLR SLD               ; 37             ;
;     ENA CLR SLD                    ; 240            ;
;     ENA SCLR                       ; 261            ;
;     ENA SLD                        ; 179            ;
;     SCLR                           ; 6              ;
;     SCLR SLD                       ; 14             ;
;     SLD                            ; 2              ;
;     plain                          ; 123            ;
; arriav_io_config                   ; 20             ;
; arriav_io_ibuf                     ; 18             ;
; arriav_io_obuf                     ; 24             ;
; arriav_ir_fifo_userdes             ; 16             ;
; arriav_lcell_comb                  ; 2799           ;
;     arith                          ; 452            ;
;         0 data inputs              ; 4              ;
;         1 data inputs              ; 388            ;
;         2 data inputs              ; 20             ;
;         3 data inputs              ; 37             ;
;         4 data inputs              ; 3              ;
;     extend                         ; 53             ;
;         7 data inputs              ; 53             ;
;     normal                         ; 2294           ;
;         0 data inputs              ; 9              ;
;         1 data inputs              ; 17             ;
;         2 data inputs              ; 219            ;
;         3 data inputs              ; 371            ;
;         4 data inputs              ; 523            ;
;         5 data inputs              ; 504            ;
;         6 data inputs              ; 651            ;
; arriav_leveling_delay_chain        ; 32             ;
; arriav_lfifo                       ; 2              ;
; arriav_mem_phy                     ; 1              ;
; arriav_mlab_cell                   ; 70             ;
; arriav_phy_clkbuf                  ; 27             ;
; arriav_read_fifo_read_clock_select ; 16             ;
; arriav_vfifo                       ; 2              ;
; boundary_port                      ; 110            ;
; cyclonev_hmc                       ; 1              ;
; cyclonev_termination               ; 1              ;
; cyclonev_termination_logic         ; 1              ;
; generic_pll                        ; 6              ;
; stratixv_pseudo_diff_out           ; 3              ;
; stratixv_ram_block                 ; 112            ;
;                                    ;                ;
; Max LUT depth                      ; 8.00           ;
; Average LUT depth                  ; 2.08           ;
+------------------------------------+----------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 89                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 3                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 116                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 115                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 5                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 26                                       ;
;         4 data inputs ; 14                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 21                                       ;
; boundary_port         ; 144                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.44                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:25     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed Jun 17 21:52:21 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_LPC_FPGA -c top_HMC
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/LPC_qsys.v
    Info (12023): Found entity 1: LPC_qsys
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_router_001_default_decode
    Info (12023): Found entity 2: LPC_qsys_mm_interconnect_2_router_001
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_2_router_default_decode
    Info (12023): Found entity 2: LPC_qsys_mm_interconnect_2_router
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_1_router_001_default_decode
    Info (12023): Found entity 2: LPC_qsys_mm_interconnect_1_router_001
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: LPC_qsys_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: LPC_qsys_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: LPC_qsys_mm_interconnect_0_router_001
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/write_master.v
    Info (12023): Found entity 1: write_master
Warning (10463): Verilog HDL Declaration warning at read_master.v(44): "null" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/read_master.v
    Info (12023): Found entity 1: read_master
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v
    Info (12023): Found entity 1: LPC_qsys_JTAG_master
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv
    Info (12023): Found entity 1: LPC_qsys_JTAG_master_p2b_adapter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv
    Info (12023): Found entity 1: LPC_qsys_JTAG_master_b2p_adapter
Info (12021): Found 7 design units, including 7 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv
    Info (12023): Found entity 1: LPC_qsys_JTAG_master_timing_adt
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface
Info (12021): Found 3 design units, including 3 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser
    Info (12023): Found entity 2: altera_jtag_src_crosser
    Info (12023): Found entity 3: altera_jtag_dc_streaming
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params
Info (12021): Found 3 design units, including 3 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv
    Info (12023): Found entity 1: altera_mem_if_simple_avalon_mm_bridge
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_irq_mapper.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_rst
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode
    Info (12023): Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper
Info (12021): Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_clock_pair_generator.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_ldc.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_generic_ddio.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset_sync.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_phy_csr.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_iss_probe.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv
    Info (12023): Found entity 1: LPC_qsys_DDR3_interface_pll0
Info (12021): Found 1 design units, including 1 entities, in source file verilog/LinearPrediction.v
    Info (12023): Found entity 1: LinearPrediction
Warning (10236): Verilog HDL Implicit Net warning at write_master.v(45): created implicit net for "start"
Warning (10236): Verilog HDL Implicit Net warning at write_master.v(47): created implicit net for "reset"
Warning (10236): Verilog HDL Implicit Net warning at read_master.v(59): created implicit net for "reset"
Info (12127): Elaborating entity "LinearPrediction" for the top level hierarchy
Info (12128): Elaborating entity "LPC_qsys" for hierarchy "LPC_qsys:LPC_qsys"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_pll0" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0"
Info (10648): Verilog HDL Display System Task info at LPC_qsys_DDR3_interface_pll0.sv(157): Using Regular pll emif simulation models
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0"
Info (10648): Verilog HDL Display System Task info at LPC_qsys_DDR3_interface_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_acv_hard_memphy" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy"
Warning (10036): Verilog HDL or VHDL warning at LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v(436): object "seq_calib_init_reg" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_reset" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_reset_sync" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_afi_clk"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_reset_sync" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_ctl_reset_clk"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_reset_sync" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_addr_cmd_clk"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_reset_sync" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_reset:ureset|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_avl_clk"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_acv_ldc" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_ldc:memphy_ldc"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_acv_hard_io_pads" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..68]" at LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v(192) has no driver
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v(192) has no driver
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_generic_ddio" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_generic_ddio" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_generic_ddio" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_generic_ddio" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_clock_pair_generator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|LPC_qsys_DDR3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_p0_altdqdqs" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0"
Info (12128): Elaborating entity "altera_mem_if_sequencer_rst" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf
    Info (12023): Found entity 1: altsyncram_mri1
Info (12128): Elaborating entity "altsyncram_mri1" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated"
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b"
Info (12128): Elaborating entity "sequencer_scc_mgr" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"
Info (12128): Elaborating entity "sequencer_scc_reg_file" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst"
Info (12128): Elaborating entity "altdpram" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component"
Info (12133): Instantiated megafunction "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" with the following parameter:
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altdpram"
    Info (12134): Parameter "outdata_aclr" = "OFF"
    Info (12134): Parameter "outdata_reg" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdaddress_aclr" = "OFF"
    Info (12134): Parameter "rdaddress_reg" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_aclr" = "OFF"
    Info (12134): Parameter "rdcontrol_reg" = "UNREGISTERED"
    Info (12134): Parameter "width" = "19"
    Info (12134): Parameter "widthad" = "6"
    Info (12134): Parameter "width_byteena" = "1"
    Info (12134): Parameter "wraddress_aclr" = "OFF"
    Info (12134): Parameter "wraddress_reg" = "INCLOCK"
    Info (12134): Parameter "wrcontrol_aclr" = "OFF"
    Info (12134): Parameter "wrcontrol_reg" = "INCLOCK"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf
    Info (12023): Found entity 1: dpram_k3s1
Info (12128): Elaborating entity "dpram_k3s1" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la
Info (12128): Elaborating entity "decode_5la" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb
Info (12128): Elaborating entity "mux_7hb" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux"
Info (12128): Elaborating entity "sequencer_scc_acv_wrapper" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper"
Info (12128): Elaborating entity "sequencer_scc_acv_phase_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst"
Info (12128): Elaborating entity "sequencer_reg_file" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf
    Info (12023): Found entity 1: altsyncram_c9v1
Info (12128): Elaborating entity "altsyncram_c9v1" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated"
Info (12128): Elaborating entity "altera_mem_if_simple_avalon_mm_bridge" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge"
Info (12128): Elaborating entity "altera_mem_if_sequencer_mem_no_ifdef_params" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5888"
    Info (12134): Parameter "numwords_a" = "5888"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "init_file" = "LPC_qsys_DDR3_interface_s0_sequencer_mem.hex"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_quk1.tdf
    Info (12023): Found entity 1: altsyncram_quk1
Info (12128): Elaborating entity "altsyncram_quk1" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_quk1:auto_generated"
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:seq_bridge_m0_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002:router_002|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_003|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004:router_004|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006:router_006"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006:router_006|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_s0_irq_mapper" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_s0:s0|LPC_qsys_DDR3_interface_s0_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "LPC_qsys_JTAG_master" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster"
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12133): Instantiated megafunction "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12130): Elaborated megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12133): Instantiated megafunction "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info (12128): Elaborating entity "LPC_qsys_JTAG_master_timing_adt" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|LPC_qsys_JTAG_master_timing_adt:timing_adt"
Warning (10036): Verilog HDL or VHDL warning at LPC_qsys_JTAG_master_timing_adt.sv(82): object "in_ready" assigned a value but never read
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_bytes_to_packets:b2p"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_packets_to_bytes:p2b"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info (12128): Elaborating entity "LPC_qsys_JTAG_master_b2p_adapter" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter"
Warning (10036): Verilog HDL or VHDL warning at LPC_qsys_JTAG_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at LPC_qsys_JTAG_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "LPC_qsys_JTAG_master_p2b_adapter" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_oct_cyclonev:oct0"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_dll_cyclonev:dll0"
Info (12128): Elaborating entity "LPC_qsys_DDR3_interface_mm_interconnect_1" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:dmaster_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:s0_seq_debug_translator"
Info (12128): Elaborating entity "read_master" for hierarchy "LPC_qsys:LPC_qsys|read_master:ddr3_read_master"
Warning (10036): Verilog HDL or VHDL warning at read_master.v(44): object "null" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at read_master.v(57): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at read_master.v(59): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "write_master" for hierarchy "LPC_qsys:LPC_qsys|write_master:ddr3_write_master"
Warning (10036): Verilog HDL or VHDL warning at write_master.v(36): object "tmp" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at write_master.v(45): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at write_master.v(47): truncated value with size 32 to match size of target (1)
Info (10264): Verilog HDL Case Statement information at write_master.v(115): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ddr3_interface_avl_1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ddr3_read_master_ddr3_avalon_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ddr3_interface_avl_1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0_router" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0_router_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router:router|LPC_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0_router_001" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_router_001:router_001|LPC_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0_cmd_demux" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0_cmd_mux" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0_rsp_mux" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_1" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_1_router_001" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_1_router_001:router_001"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_1_router_001_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_1:mm_interconnect_1|LPC_qsys_mm_interconnect_1_router_001:router_001|LPC_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:jtag_master_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:ddr3_interface_avl_0_agent"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_router" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_router_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router:router|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_router_001" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_router_001_default_decode" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_router_001:router_001|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:jtag_master_master_limiter"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_cmd_demux" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_cmd_mux" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_rsp_demux" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "LPC_qsys_mm_interconnect_2_rsp_mux" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_2:mm_interconnect_2|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Warning (12010): Port "ir_out" on the entity instantiation of "node" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND.
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.06.17.21:53:12 Progress: Loading sldf354bc01/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf354bc01/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0|afi_phy_clk"
        Warning (14320): Synthesized away node "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0|pll_mem_clk"
        Warning (14320): Synthesized away node "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0|pll_addr_cmd_clk"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "LPC_qsys:LPC_qsys|LPC_qsys_JTAG_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1
Warning (12241): 33 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 807 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/top_HMC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 822 node(s), including 174 DDIO, 6 PLL, 0 transceiver and 131 LCELL
Info (21057): Implemented 4947 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 4301 logic cells
    Info (21064): Implemented 182 RAM segments
    Info (21065): Implemented 6 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 1383 megabytes
    Info: Processing ended: Wed Jun 17 21:53:53 2015
    Info: Elapsed time: 00:01:32
    Info: Total CPU time (on all processors): 00:02:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/top_HMC.map.smsg.


