+ define_corners nom_slow_1p08V_125C
Reading timing models for corner nom_slow_1p08V_125C…
Reading cell library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-04-30/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_slow_1p08V_125C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-04-30/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636    0.235063 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002255    0.028832    0.254933    0.489996 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028832    0.000089    0.490085 v fanout68/A (sg13g2_buf_1)
     4    0.027750    0.151526    0.188204    0.678289 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.151590    0.001306    0.679595 v fanout67/A (sg13g2_buf_1)
     5    0.021292    0.122818    0.220811    0.900406 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.122831    0.001278    0.901683 v _202_/A (sg13g2_xor2_1)
     2    0.009699    0.073755    0.175412    1.077095 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.073758    0.000604    1.077700 v _204_/A (sg13g2_xor2_1)
     1    0.001646    0.037726    0.096676    1.174375 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.037726    0.000063    1.174438 v _297_/D (sg13g2_dfrbpq_1)
                                              1.174438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636    0.235063 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.485063   clock uncertainty
                                  0.000000    0.485063   clock reconvergence pessimism
                                 -0.051941    0.433122   library hold time
                                              0.433122   data required time
---------------------------------------------------------------------------------------------
                                              0.433122   data required time
                                             -1.174438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741316   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636    0.235063 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002255    0.028832    0.254933    0.489996 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028832    0.000089    0.490085 v fanout68/A (sg13g2_buf_1)
     4    0.027750    0.151526    0.188204    0.678289 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.151590    0.001306    0.679595 v fanout67/A (sg13g2_buf_1)
     5    0.021292    0.122818    0.220811    0.900406 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.122830    0.001231    0.901636 v _201_/A (sg13g2_and2_1)
     1    0.004493    0.040267    0.148071    1.049708 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.040267    0.000292    1.050000 v _207_/B1 (sg13g2_a21oi_1)
     2    0.009677    0.111585    0.109356    1.159356 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.111590    0.000610    1.159966 ^ _208_/B (sg13g2_xor2_1)
     1    0.002389    0.041369    0.109163    1.269129 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.041369    0.000087    1.269216 v _298_/D (sg13g2_dfrbpq_1)
                                              1.269216   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000427    0.234854 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.484854   clock uncertainty
                                  0.000000    0.484854   clock reconvergence pessimism
                                 -0.053409    0.431445   library hold time
                                              0.431445   data required time
---------------------------------------------------------------------------------------------
                                              0.431445   data required time
                                             -1.269216   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837771   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000310    0.236018 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002367    0.034088    0.257889    0.493907 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034088    0.000143    0.494050 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.008956    0.089438    0.591311    1.085361 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.089438    0.000711    1.086072 ^ fanout77/A (sg13g2_buf_8)
     7    0.043456    0.053950    0.148291    1.234363 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.054330    0.002268    1.236631 ^ _128_/A (sg13g2_inv_2)
     5    0.021342    0.066399    0.078389    1.315020 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.066399    0.000159    1.315180 v _293_/D (sg13g2_dfrbpq_1)
                                              1.315180   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000310    0.236018 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486018   clock uncertainty
                                  0.000000    0.486018   clock reconvergence pessimism
                                 -0.063045    0.422973   library hold time
                                              0.422973   data required time
---------------------------------------------------------------------------------------------
                                              0.422973   data required time
                                             -1.315180   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892207   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000310    0.236018 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002367    0.034088    0.257889    0.493907 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.034088    0.000143    0.494050 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.008956    0.089438    0.591311    1.085361 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.089438    0.000711    1.086072 ^ fanout77/A (sg13g2_buf_8)
     7    0.043456    0.053950    0.148291    1.234363 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.054337    0.002321    1.236684 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001815    0.044425    0.095419    1.332103 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.044425    0.000068    1.332171 v _294_/D (sg13g2_dfrbpq_1)
                                              1.332171   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486376   clock uncertainty
                                  0.000000    0.486376   clock reconvergence pessimism
                                 -0.054195    0.432181   library hold time
                                              0.432181   data required time
---------------------------------------------------------------------------------------------
                                              0.432181   data required time
                                             -1.332171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.899990   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000466    0.234893 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001947    0.031767    0.255115    0.490008 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031767    0.000074    0.490082 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014310    0.121979    0.619820    1.109902 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.121980    0.000497    1.110399 ^ fanout55/A (sg13g2_buf_8)
     8    0.042145    0.054495    0.162612    1.273011 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.054977    0.003376    1.276387 ^ _195_/B (sg13g2_xor2_1)
     2    0.008707    0.068737    0.130129    1.406516 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.068741    0.000573    1.407089 v _196_/B (sg13g2_xor2_1)
     1    0.001555    0.037601    0.085403    1.492493 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.037601    0.000060    1.492553 v _295_/D (sg13g2_dfrbpq_2)
                                              1.492553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654    0.236362 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.486362   clock uncertainty
                                  0.000000    0.486362   clock reconvergence pessimism
                                 -0.051453    0.434909   library hold time
                                              0.434909   data required time
---------------------------------------------------------------------------------------------
                                              0.434909   data required time
                                             -1.492553   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057644   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000427    0.234854 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.011963    0.073990    0.293783    0.528637 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.073990    0.000377    0.529014 v fanout61/A (sg13g2_buf_8)
     6    0.039079    0.047074    0.142194    0.671208 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.047492    0.002902    0.674110 v _182_/A (sg13g2_nand2_1)
     1    0.003454    0.040672    0.053655    0.727765 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.040672    0.000136    0.727901 ^ _217_/A (sg13g2_nor3_1)
     1    0.005529    0.053650    0.068009    0.795910 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.053650    0.000227    0.796137 v _218_/A2 (sg13g2_o21ai_1)
     1    0.001950    0.065463    0.110554    0.906690 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.065463    0.000133    0.906823 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003182    0.057885    0.577888    1.484711 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.057885    0.000125    1.484836 ^ _219_/A (sg13g2_inv_1)
     1    0.003265    0.032890    0.050959    1.535795 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.032891    0.000228    1.536023 v _301_/D (sg13g2_dfrbpq_1)
                                              1.536023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000466    0.234893 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.484893   clock uncertainty
                                  0.000000    0.484893   clock reconvergence pessimism
                                 -0.049994    0.434899   library hold time
                                              0.434899   data required time
---------------------------------------------------------------------------------------------
                                              0.434899   data required time
                                             -1.536023   data arrival time
---------------------------------------------------------------------------------------------
                                              1.101124   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000466    0.234893 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001947    0.031767    0.255115    0.490008 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031767    0.000074    0.490082 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.014310    0.121979    0.619820    1.109902 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.121980    0.000584    1.110486 ^ fanout56/A (sg13g2_buf_2)
     5    0.028515    0.105587    0.204239    1.314725 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.105615    0.001683    1.316408 ^ _199_/B (sg13g2_xnor2_1)
     2    0.009067    0.106764    0.158127    1.474536 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.106765    0.000593    1.475129 v _200_/B (sg13g2_xor2_1)
     1    0.002228    0.040303    0.106320    1.581448 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.040304    0.000084    1.581532 v _296_/D (sg13g2_dfrbpq_1)
                                              1.581532   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000244    0.235952 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.485952   clock uncertainty
                                  0.000000    0.485952   clock reconvergence pessimism
                                 -0.052535    0.433417   library hold time
                                              0.433417   data required time
---------------------------------------------------------------------------------------------
                                              0.433417   data required time
                                             -1.581532   data arrival time
---------------------------------------------------------------------------------------------
                                              1.148116   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000427    0.234854 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012240    0.090719    0.301897    0.536751 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090719    0.000391    0.537142 ^ fanout61/A (sg13g2_buf_8)
     6    0.039747    0.051346    0.146152    0.683294 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.051998    0.004118    0.687412 ^ _212_/A (sg13g2_nor2_1)
     2    0.011798    0.077927    0.093553    0.780965 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.077935    0.000666    0.781631 v _213_/C (sg13g2_nand3_1)
     2    0.011599    0.092821    0.122539    0.904171 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.092832    0.000801    0.904972 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001588    0.042778    0.098888    1.003860 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.042778    0.000062    1.003922 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002236    0.055768    0.589797    1.593719 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.055768    0.000079    1.593798 v _300_/D (sg13g2_dfrbpq_2)
                                              1.593798   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000379    0.236087 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.486087   clock uncertainty
                                  0.000000    0.486087   clock reconvergence pessimism
                                 -0.058861    0.427226   library hold time
                                              0.427226   data required time
---------------------------------------------------------------------------------------------
                                              0.427226   data required time
                                             -1.593798   data arrival time
---------------------------------------------------------------------------------------------
                                              1.166571   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636    0.235063 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002255    0.028832    0.254933    0.489996 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028832    0.000089    0.490085 v fanout68/A (sg13g2_buf_1)
     4    0.027750    0.151526    0.188204    0.678289 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.151590    0.001306    0.679595 v fanout67/A (sg13g2_buf_1)
     5    0.021292    0.122818    0.220811    0.900406 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.122830    0.001231    0.901636 v _201_/A (sg13g2_and2_1)
     1    0.004493    0.040267    0.148071    1.049708 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.040267    0.000292    1.050000 v _207_/B1 (sg13g2_a21oi_1)
     2    0.009677    0.111585    0.109356    1.159356 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.111589    0.000545    1.159901 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.007620    0.096411    0.143104    1.303005 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.096416    0.000547    1.303553 v _211_/A (sg13g2_xnor2_1)
     1    0.003213    0.056317    0.124901    1.428454 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.056317    0.000218    1.428671 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001960    0.054558    0.595771    2.024442 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.054558    0.000075    2.024517 v _299_/D (sg13g2_dfrbpq_2)
                                              2.024517   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.484868   clock uncertainty
                                  0.000000    0.484868   clock reconvergence pessimism
                                 -0.058820    0.426048   library hold time
                                              0.426048   data required time
---------------------------------------------------------------------------------------------
                                              0.426048   data required time
                                             -2.024517   data arrival time
---------------------------------------------------------------------------------------------
                                              1.598469   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072273    0.000766    5.130038 v _292_/A (sg13g2_inv_1)
     1    0.005356    0.052779    0.068514    5.198553 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.052782    0.000407    5.198959 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.198959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000466    0.234893 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.484893   clock uncertainty
                                  0.000000    0.484893   clock reconvergence pessimism
                                 -0.176775    0.308119   library removal time
                                              0.308119   data required time
---------------------------------------------------------------------------------------------
                                              0.308119   data required time
                                             -5.198959   data arrival time
---------------------------------------------------------------------------------------------
                                              4.890841   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043775    0.001856    5.270880 v _285_/A (sg13g2_inv_1)
     1    0.005040    0.045889    0.055927    5.326807 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.045889    0.000205    5.327013 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.327013   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486376   clock uncertainty
                                  0.000000    0.486376   clock reconvergence pessimism
                                 -0.173847    0.312528   library removal time
                                              0.312528   data required time
---------------------------------------------------------------------------------------------
                                              0.312528   data required time
                                             -5.327013   data arrival time
---------------------------------------------------------------------------------------------
                                              5.014484   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043775    0.001854    5.270878 v _129_/A (sg13g2_inv_1)
     1    0.005191    0.046767    0.056553    5.327431 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.046770    0.000398    5.327828 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.327828   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000310    0.236018 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486018   clock uncertainty
                                  0.000000    0.486018   clock reconvergence pessimism
                                 -0.174188    0.311830   library removal time
                                              0.311830   data required time
---------------------------------------------------------------------------------------------
                                              0.311830   data required time
                                             -5.327828   data arrival time
---------------------------------------------------------------------------------------------
                                              5.015998   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043774    0.001841    5.270865 v _286_/A (sg13g2_inv_1)
     1    0.005488    0.048488    0.057927    5.328793 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.048512    0.000430    5.329223 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.329223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654    0.236362 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.486362   clock uncertainty
                                  0.000000    0.486362   clock reconvergence pessimism
                                 -0.174778    0.311583   library removal time
                                              0.311583   data required time
---------------------------------------------------------------------------------------------
                                              0.311583   data required time
                                             -5.329223   data arrival time
---------------------------------------------------------------------------------------------
                                              5.017639   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043857    0.002983    5.272007 v _288_/A (sg13g2_inv_1)
     1    0.005128    0.046416    0.056376    5.328383 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.046416    0.000207    5.328590 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.328590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636    0.235063 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.485063   clock uncertainty
                                  0.000000    0.485063   clock reconvergence pessimism
                                 -0.174312    0.310751   library removal time
                                              0.310751   data required time
---------------------------------------------------------------------------------------------
                                              0.310751   data required time
                                             -5.328590   data arrival time
---------------------------------------------------------------------------------------------
                                              5.017839   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043770    0.001669    5.270693 v _287_/A (sg13g2_inv_1)
     1    0.005699    0.049717    0.058929    5.329622 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.049741    0.000421    5.330043 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.330043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000244    0.235952 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.485952   clock uncertainty
                                  0.000000    0.485952   clock reconvergence pessimism
                                 -0.175337    0.310615   library removal time
                                              0.310615   data required time
---------------------------------------------------------------------------------------------
                                              0.310615   data required time
                                             -5.330043   data arrival time
---------------------------------------------------------------------------------------------
                                              5.019429   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043768    0.001581    5.270605 v _291_/A (sg13g2_inv_1)
     1    0.006086    0.052001    0.060699    5.331304 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.052009    0.000485    5.331789 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.331789   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000379    0.236087 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.486087   clock uncertainty
                                  0.000000    0.486087   clock reconvergence pessimism
                                 -0.176131    0.309956   library removal time
                                              0.309956   data required time
---------------------------------------------------------------------------------------------
                                              0.309956   data required time
                                             -5.331789   data arrival time
---------------------------------------------------------------------------------------------
                                              5.021832   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043801    0.002525    5.271549 v _289_/A (sg13g2_inv_1)
     1    0.006757    0.055945    0.063876    5.335425 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.055953    0.000497    5.335922 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.335922   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000427    0.234854 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.484854   clock uncertainty
                                  0.000000    0.484854   clock reconvergence pessimism
                                 -0.178001    0.306853   library removal time
                                              0.306853   data required time
---------------------------------------------------------------------------------------------
                                              0.306853   data required time
                                             -5.335922   data arrival time
---------------------------------------------------------------------------------------------
                                              5.029069   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043775    0.001857    5.270881 v _290_/A (sg13g2_inv_1)
     1    0.007154    0.058295    0.065725    5.336606 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.058302    0.000512    5.337119 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.337119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.484868   clock uncertainty
                                  0.000000    0.484868   clock reconvergence pessimism
                                 -0.178835    0.306032   library removal time
                                              0.306032   data required time
---------------------------------------------------------------------------------------------
                                              0.306032   data required time
                                             -5.337119   data arrival time
---------------------------------------------------------------------------------------------
                                              5.031086   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000379    0.236087 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.009692    0.045834    0.287978    0.524065 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.045834    0.000315    0.524380 v output2/A (sg13g2_buf_1)
     1    0.008545    0.057938    0.122023    0.646404 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.057939    0.000378    0.646782 v sign (out)
                                              0.646782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.646782   data arrival time
---------------------------------------------------------------------------------------------
                                              5.396782   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000379    0.236087 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.009840    0.053337    0.290543    0.526630 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.053337    0.000415    0.527045 ^ _127_/A (sg13g2_inv_1)
     1    0.003988    0.035084    0.052290    0.579335 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.035087    0.000275    0.579610 v output3/A (sg13g2_buf_1)
     1    0.011229    0.070902    0.127389    0.706999 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.070904    0.000536    0.707535 v signB (out)
                                              0.707535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.707535   data arrival time
---------------------------------------------------------------------------------------------
                                              5.457535   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095789    0.001805    0.561633 ^ fanout58/A (sg13g2_buf_8)
     8    0.037563    0.050054    0.148092    0.709725 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050708    0.004431    0.714156 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.002505    0.030331    0.048408    0.762564 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.030331    0.000096    0.762660 v output18/A (sg13g2_buf_1)
     1    0.007753    0.053833    0.111151    0.873811 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.053833    0.000177    0.873988 v sine_out[22] (out)
                                              0.873988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.873988   data arrival time
---------------------------------------------------------------------------------------------
                                              5.623988   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095789    0.001805    0.561633 ^ fanout58/A (sg13g2_buf_8)
     8    0.037563    0.050054    0.148092    0.709725 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050706    0.004424    0.714149 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003503    0.034649    0.052532    0.766681 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.034650    0.000236    0.766917 v output16/A (sg13g2_buf_1)
     1    0.007641    0.053370    0.112857    0.879774 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.053370    0.000200    0.879974 v sine_out[20] (out)
                                              0.879974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.879974   data arrival time
---------------------------------------------------------------------------------------------
                                              5.629974   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095825    0.002400    0.562228 ^ fanout59/A (sg13g2_buf_8)
     8    0.034313    0.047969    0.146423    0.708651 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.048219    0.003124    0.711775 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004308    0.037650    0.054850    0.766624 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.037656    0.000293    0.766917 v output11/A (sg13g2_buf_1)
     1    0.007724    0.053818    0.114712    0.881630 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.053818    0.000183    0.881812 v sine_out[16] (out)
                                              0.881812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.881812   data arrival time
---------------------------------------------------------------------------------------------
                                              5.631813   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095789    0.001805    0.561633 ^ fanout58/A (sg13g2_buf_8)
     8    0.037563    0.050054    0.148092    0.709725 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050801    0.004822    0.714547 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.005427    0.048470    0.066414    0.780961 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.048471    0.000339    0.781300 v output12/A (sg13g2_buf_1)
     1    0.007679    0.053780    0.119966    0.901265 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.053780    0.000175    0.901441 v sine_out[17] (out)
                                              0.901441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.901441   data arrival time
---------------------------------------------------------------------------------------------
                                              5.651441   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095789    0.001805    0.561633 ^ fanout58/A (sg13g2_buf_8)
     8    0.037563    0.050054    0.148092    0.709725 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050858    0.005045    0.714770 ^ _160_/A (sg13g2_nor2_1)
     1    0.005554    0.048007    0.067803    0.782573 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.048007    0.000179    0.782752 v output14/A (sg13g2_buf_1)
     1    0.007601    0.053402    0.119405    0.902158 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.053402    0.000199    0.902357 v sine_out[19] (out)
                                              0.902357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.902357   data arrival time
---------------------------------------------------------------------------------------------
                                              5.652357   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095789    0.001805    0.561633 ^ fanout58/A (sg13g2_buf_8)
     8    0.037563    0.050054    0.148092    0.709725 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050524    0.003577    0.713302 ^ _281_/A (sg13g2_nor2_1)
     1    0.006538    0.052622    0.071387    0.784689 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.052665    0.000846    0.785535 v output35/A (sg13g2_buf_1)
     1    0.009736    0.063861    0.130147    0.915683 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.063865    0.000603    0.916286 v sine_out[8] (out)
                                              0.916286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.916286   data arrival time
---------------------------------------------------------------------------------------------
                                              5.666286   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000427    0.234854 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012240    0.090719    0.301897    0.536751 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090719    0.000391    0.537142 ^ fanout61/A (sg13g2_buf_8)
     6    0.039747    0.051346    0.146152    0.683294 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.051998    0.004118    0.687412 ^ _212_/A (sg13g2_nor2_1)
     2    0.011798    0.077927    0.093553    0.780965 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.077937    0.000712    0.781678 v output26/A (sg13g2_buf_1)
     1    0.012890    0.079627    0.155727    0.937405 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.079629    0.000460    0.937865 v sine_out[2] (out)
                                              0.937865   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.937865   data arrival time
---------------------------------------------------------------------------------------------
                                              5.687865   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095825    0.002400    0.562228 ^ fanout59/A (sg13g2_buf_8)
     8    0.034313    0.047969    0.146423    0.708651 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.048235    0.003222    0.711873 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.006387    0.085772    0.100728    0.812601 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.085772    0.000406    0.813007 v output15/A (sg13g2_buf_1)
     1    0.011667    0.073704    0.154766    0.967773 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.073705    0.000396    0.968169 v sine_out[1] (out)
                                              0.968169   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.968169   data arrival time
---------------------------------------------------------------------------------------------
                                              5.718169   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654    0.236362 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012858    0.061414    0.297698    0.534060 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.061460    0.000863    0.534923 ^ fanout72/A (sg13g2_buf_8)
     7    0.035690    0.047938    0.128163    0.663086 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.048134    0.002604    0.665690 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.009718    0.121084    0.145477    0.811167 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.121085    0.000675    0.811843 v output28/A (sg13g2_buf_1)
     1    0.011907    0.075801    0.170509    0.982352 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.075809    0.000822    0.983174 v sine_out[31] (out)
                                              0.983174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.983174   data arrival time
---------------------------------------------------------------------------------------------
                                              5.733174   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636    0.235063 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002324    0.033848    0.256827    0.491890 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.033848    0.000092    0.491982 ^ fanout68/A (sg13g2_buf_1)
     4    0.028174    0.186946    0.204076    0.696059 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.186967    0.001677    0.697736 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.006950    0.069010    0.171209    0.868944 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.069013    0.000505    0.869449 v output6/A (sg13g2_buf_1)
     1    0.008649    0.058826    0.134029    1.003478 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.058829    0.000541    1.004019 v sine_out[11] (out)
                                              1.004019   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.004019   data arrival time
---------------------------------------------------------------------------------------------
                                              5.754019   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095789    0.001805    0.561633 ^ fanout58/A (sg13g2_buf_8)
     8    0.037563    0.050054    0.148092    0.709725 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050345    0.002590    0.712315 ^ fanout57/A (sg13g2_buf_8)
     8    0.035005    0.047175    0.121631    0.833947 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.047191    0.001482    0.835429 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004226    0.037094    0.054092    0.889521 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.037097    0.000277    0.889798 v output17/A (sg13g2_buf_1)
     1    0.007797    0.054159    0.114714    1.004512 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.054159    0.000202    1.004714 v sine_out[21] (out)
                                              1.004714   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.004714   data arrival time
---------------------------------------------------------------------------------------------
                                              5.754714   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024211    0.080497    0.317912    0.552780 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080542    0.001757    0.554538 v fanout58/A (sg13g2_buf_8)
     8    0.036648    0.045831    0.144701    0.699239 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046114    0.002523    0.701761 v fanout57/A (sg13g2_buf_8)
     8    0.034123    0.044009    0.125845    0.827607 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044037    0.001676    0.829282 v _180_/A (sg13g2_nand2_1)
     1    0.003551    0.040531    0.052717    0.881999 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.040532    0.000254    0.882253 ^ output24/A (sg13g2_buf_1)
     1    0.011643    0.086398    0.134377    1.016630 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.086398    0.000352    1.016983 ^ sine_out[28] (out)
                                              1.016983   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.016983   data arrival time
---------------------------------------------------------------------------------------------
                                              5.766983   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095789    0.001805    0.561633 ^ fanout58/A (sg13g2_buf_8)
     8    0.037563    0.050054    0.148092    0.709725 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050345    0.002590    0.712315 ^ fanout57/A (sg13g2_buf_8)
     8    0.035005    0.047175    0.121631    0.833947 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.047188    0.001403    0.835350 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006495    0.047514    0.063350    0.898700 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.047539    0.000475    0.899175 v output13/A (sg13g2_buf_1)
     1    0.007702    0.053879    0.119577    1.018752 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.053879    0.000204    1.018955 v sine_out[18] (out)
                                              1.018955   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.018955   data arrival time
---------------------------------------------------------------------------------------------
                                              5.768955   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024211    0.080497    0.317912    0.552780 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080542    0.001757    0.554538 v fanout58/A (sg13g2_buf_8)
     8    0.036648    0.045831    0.144701    0.699239 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046114    0.002523    0.701761 v fanout57/A (sg13g2_buf_8)
     8    0.034123    0.044009    0.125845    0.827607 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044032    0.001478    0.829085 v _175_/A (sg13g2_nand2_1)
     1    0.005551    0.051689    0.061899    0.890984 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.051719    0.000600    0.891584 ^ output22/A (sg13g2_buf_1)
     1    0.011870    0.088021    0.141020    1.032605 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.088028    0.000834    1.033439 ^ sine_out[26] (out)
                                              1.033439   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.033439   data arrival time
---------------------------------------------------------------------------------------------
                                              5.783439   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000427    0.234854 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012240    0.090719    0.301897    0.536751 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090719    0.000391    0.537142 ^ fanout61/A (sg13g2_buf_8)
     6    0.039747    0.051346    0.146152    0.683294 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.052465    0.005831    0.689124 ^ fanout60/A (sg13g2_buf_8)
     8    0.035420    0.047534    0.123150    0.812274 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.047559    0.001412    0.813687 ^ _275_/A (sg13g2_nor2_1)
     1    0.008357    0.060508    0.077388    0.891075 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.060539    0.000581    0.891656 v output30/A (sg13g2_buf_1)
     1    0.012102    0.075622    0.143525    1.035181 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.075630    0.000847    1.036027 v sine_out[3] (out)
                                              1.036027   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.036027   data arrival time
---------------------------------------------------------------------------------------------
                                              5.786027   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024211    0.080497    0.317912    0.552780 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080542    0.001757    0.554538 v fanout58/A (sg13g2_buf_8)
     8    0.036648    0.045831    0.144701    0.699239 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046114    0.002523    0.701761 v fanout57/A (sg13g2_buf_8)
     8    0.034123    0.044009    0.125845    0.827607 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044016    0.000139    0.827746 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005364    0.058303    0.069908    0.897654 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.058305    0.000332    0.897986 ^ output23/A (sg13g2_buf_1)
     1    0.010718    0.081079    0.139517    1.037503 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.081079    0.000344    1.037847 ^ sine_out[27] (out)
                                              1.037847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.037847   data arrival time
---------------------------------------------------------------------------------------------
                                              5.787847   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024211    0.080497    0.317912    0.552780 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080542    0.001757    0.554538 v fanout58/A (sg13g2_buf_8)
     8    0.036648    0.045831    0.144701    0.699239 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046114    0.002523    0.701761 v fanout57/A (sg13g2_buf_8)
     8    0.034123    0.044009    0.125845    0.827607 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044038    0.001722    0.829329 v _170_/A (sg13g2_nand2_1)
     1    0.008418    0.068446    0.075193    0.904522 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.068458    0.000736    0.905258 ^ output20/A (sg13g2_buf_1)
     1    0.008377    0.067129    0.134077    1.039334 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.067132    0.000528    1.039862 ^ sine_out[24] (out)
                                              1.039862   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.039862   data arrival time
---------------------------------------------------------------------------------------------
                                              5.789862   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095789    0.001805    0.561633 ^ fanout58/A (sg13g2_buf_8)
     8    0.037563    0.050054    0.148092    0.709725 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050345    0.002590    0.712315 ^ fanout57/A (sg13g2_buf_8)
     8    0.035005    0.047175    0.121631    0.833947 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.047202    0.001661    0.835607 ^ _167_/A (sg13g2_nor2_1)
     1    0.007923    0.058515    0.075430    0.911037 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.058546    0.000587    0.911624 v output19/A (sg13g2_buf_1)
     1    0.009135    0.060936    0.130523    1.042147 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.060950    0.000918    1.043065 v sine_out[23] (out)
                                              1.043065   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.043065   data arrival time
---------------------------------------------------------------------------------------------
                                              5.793065   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024211    0.080497    0.317912    0.552780 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080542    0.001757    0.554538 v fanout58/A (sg13g2_buf_8)
     8    0.036648    0.045831    0.144701    0.699239 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046114    0.002523    0.701761 v fanout57/A (sg13g2_buf_8)
     8    0.034123    0.044009    0.125845    0.827607 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044038    0.001720    0.829327 v _172_/A (sg13g2_nand2_1)
     1    0.009775    0.076394    0.081363    0.910691 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.076415    0.001025    0.911716 ^ output21/A (sg13g2_buf_1)
     1    0.010391    0.079415    0.147562    1.059278 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.079415    0.000321    1.059599 ^ sine_out[25] (out)
                                              1.059599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.059599   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809599   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654    0.236362 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012581    0.052252    0.294150    0.530512 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.052253    0.000837    0.531349 v fanout72/A (sg13g2_buf_8)
     7    0.034463    0.044285    0.129126    0.660475 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.044297    0.000938    0.661412 v _215_/C (sg13g2_nand3_1)
     2    0.007812    0.070131    0.087686    0.749098 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.070133    0.000452    0.749551 ^ _284_/B (sg13g2_and2_1)
     1    0.009076    0.075640    0.172930    0.922480 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.075646    0.000743    0.923223 ^ output7/A (sg13g2_buf_1)
     1    0.008408    0.067462    0.138002    1.061225 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.067465    0.000514    1.061739 ^ sine_out[12] (out)
                                              1.061739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.061739   data arrival time
---------------------------------------------------------------------------------------------
                                              5.811739   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095825    0.002400    0.562228 ^ fanout59/A (sg13g2_buf_8)
     8    0.034313    0.047969    0.146423    0.708651 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.048348    0.003862    0.712513 ^ _255_/A (sg13g2_nor4_1)
     1    0.003450    0.052749    0.068473    0.780986 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.052749    0.000136    0.781122 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005613    0.109814    0.115974    0.897096 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.109820    0.000380    0.897476 ^ output4/A (sg13g2_buf_1)
     1    0.010932    0.083354    0.165664    1.063141 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.083354    0.000400    1.063540 ^ sine_out[0] (out)
                                              1.063540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.063540   data arrival time
---------------------------------------------------------------------------------------------
                                              5.813540   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095825    0.002400    0.562228 ^ fanout59/A (sg13g2_buf_8)
     8    0.034313    0.047969    0.146423    0.708651 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.048095    0.002239    0.710890 ^ _130_/B (sg13g2_nor2_1)
     2    0.011164    0.070080    0.083207    0.794097 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.070103    0.000386    0.794483 v _136_/B (sg13g2_nand2b_2)
     4    0.014483    0.064888    0.078389    0.872872 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064891    0.000375    0.873247 ^ _278_/A (sg13g2_nor2_1)
     1    0.004376    0.045673    0.069553    0.942800 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.045674    0.000263    0.943063 v output33/A (sg13g2_buf_1)
     1    0.010032    0.065132    0.127437    1.070500 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.065165    0.001352    1.071851 v sine_out[6] (out)
                                              1.071851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.071851   data arrival time
---------------------------------------------------------------------------------------------
                                              5.821851   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095825    0.002400    0.562228 ^ fanout59/A (sg13g2_buf_8)
     8    0.034313    0.047969    0.146423    0.708651 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.048095    0.002239    0.710890 ^ _130_/B (sg13g2_nor2_1)
     2    0.011164    0.070080    0.083207    0.794097 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.070103    0.000386    0.794483 v _136_/B (sg13g2_nand2b_2)
     4    0.014483    0.064888    0.078389    0.872872 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064900    0.000681    0.873552 ^ _279_/A (sg13g2_nor2_1)
     1    0.005149    0.048957    0.072660    0.946212 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.048960    0.000675    0.946887 v output34/A (sg13g2_buf_1)
     1    0.009935    0.064691    0.128854    1.075741 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.064708    0.001030    1.076772 v sine_out[7] (out)
                                              1.076772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.076772   data arrival time
---------------------------------------------------------------------------------------------
                                              5.826772   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654    0.236362 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012858    0.061414    0.297698    0.534060 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.061460    0.000863    0.534923 ^ fanout72/A (sg13g2_buf_8)
     7    0.035690    0.047938    0.128163    0.663086 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.047991    0.001962    0.665048 ^ _140_/B (sg13g2_nor2_2)
     5    0.022013    0.070663    0.084687    0.749735 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.070710    0.001234    0.750969 v _144_/A (sg13g2_nand2_1)
     2    0.010798    0.086257    0.098509    0.849478 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.086259    0.000289    0.849767 ^ _145_/B (sg13g2_nand2_1)
     1    0.003748    0.059123    0.099435    0.949202 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.059124    0.000279    0.949481 v output9/A (sg13g2_buf_1)
     1    0.008252    0.056709    0.127608    1.077089 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.056709    0.000221    1.077310 v sine_out[14] (out)
                                              1.077310   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.077310   data arrival time
---------------------------------------------------------------------------------------------
                                              5.827310   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095825    0.002400    0.562228 ^ fanout59/A (sg13g2_buf_8)
     8    0.034313    0.047969    0.146423    0.708651 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.048095    0.002239    0.710890 ^ _130_/B (sg13g2_nor2_1)
     2    0.011164    0.070080    0.083207    0.794097 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.070103    0.000386    0.794483 v _136_/B (sg13g2_nand2b_2)
     4    0.014483    0.064888    0.078389    0.872872 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064900    0.000707    0.873579 ^ _277_/A (sg13g2_nor2_1)
     1    0.006646    0.055483    0.078895    0.952473 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.055498    0.000803    0.953276 v output32/A (sg13g2_buf_1)
     1    0.012708    0.078596    0.143304    1.096580 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.078612    0.001118    1.097698 v sine_out[5] (out)
                                              1.097698   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.097698   data arrival time
---------------------------------------------------------------------------------------------
                                              5.847699   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024211    0.080497    0.317912    0.552780 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080542    0.001757    0.554538 v fanout58/A (sg13g2_buf_8)
     8    0.036648    0.045831    0.144701    0.699239 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046406    0.003979    0.703218 v _183_/B (sg13g2_and2_1)
     2    0.006876    0.051098    0.130161    0.833379 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.051099    0.000216    0.833595 v _186_/A1 (sg13g2_a21oi_1)
     1    0.004658    0.080490    0.116756    0.950351 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.080491    0.000449    0.950800 ^ output27/A (sg13g2_buf_1)
     1    0.010028    0.077340    0.147877    1.098677 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.077344    0.000667    1.099344 ^ sine_out[30] (out)
                                              1.099344   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.099344   data arrival time
---------------------------------------------------------------------------------------------
                                              5.849344   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024211    0.080497    0.317912    0.552780 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080542    0.001757    0.554538 v fanout58/A (sg13g2_buf_8)
     8    0.036648    0.045831    0.144701    0.699239 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046406    0.003979    0.703218 v _183_/B (sg13g2_and2_1)
     2    0.006876    0.051098    0.130161    0.833379 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.051098    0.000201    0.833580 v _184_/A2 (sg13g2_a21oi_1)
     1    0.005605    0.087940    0.137831    0.971411 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.087941    0.000327    0.971738 ^ output25/A (sg13g2_buf_1)
     1    0.008169    0.066288    0.143360    1.115098 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.066291    0.000531    1.115629 ^ sine_out[29] (out)
                                              1.115629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.115629   data arrival time
---------------------------------------------------------------------------------------------
                                              5.865629   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095825    0.002400    0.562228 ^ fanout59/A (sg13g2_buf_8)
     8    0.034313    0.047969    0.146423    0.708651 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.048341    0.003824    0.712475 ^ _143_/A (sg13g2_nor2_1)
     2    0.010258    0.069943    0.085357    0.797832 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.069958    0.000809    0.798640 v _147_/A (sg13g2_nand2_1)
     2    0.008448    0.072474    0.086789    0.885429 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.072500    0.000237    0.885666 ^ _149_/B (sg13g2_nand2_1)
     1    0.004952    0.067733    0.102189    0.987855 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.067733    0.000314    0.988169 v output10/A (sg13g2_buf_1)
     1    0.008302    0.057088    0.132136    1.120305 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.057088    0.000223    1.120528 v sine_out[15] (out)
                                              1.120528   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.120528   data arrival time
---------------------------------------------------------------------------------------------
                                              5.870528   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024211    0.080497    0.317912    0.552780 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080542    0.001757    0.554538 v fanout58/A (sg13g2_buf_8)
     8    0.036648    0.045831    0.144701    0.699239 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046213    0.003067    0.702306 v _181_/B (sg13g2_and2_1)
     4    0.020576    0.118656    0.185090    0.887396 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.118684    0.001744    0.889140 v _189_/B1 (sg13g2_o21ai_1)
     1    0.003576    0.060873    0.088182    0.977321 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.060873    0.000136    0.977458 ^ output29/A (sg13g2_buf_1)
     1    0.012044    0.089216    0.146636    1.124093 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.089223    0.000868    1.124961 ^ sine_out[32] (out)
                                              1.124961   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.124961   data arrival time
---------------------------------------------------------------------------------------------
                                              5.874961   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000244    0.235952 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012442    0.091991    0.303429    0.539381 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.091998    0.000887    0.540267 ^ fanout69/A (sg13g2_buf_8)
     8    0.036328    0.049273    0.145794    0.686062 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.049341    0.002181    0.688242 ^ _125_/A (sg13g2_inv_2)
     3    0.018158    0.057559    0.069347    0.757589 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.057589    0.000747    0.758336 v _161_/A (sg13g2_nand2_2)
     3    0.021097    0.082579    0.088989    0.847325 ^ _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.082633    0.001721    0.849046 ^ _280_/A2 (sg13g2_a21oi_1)
     1    0.006900    0.068778    0.137389    0.986435 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.068781    0.000504    0.986939 v output36/A (sg13g2_buf_1)
     1    0.009768    0.064255    0.138380    1.125319 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.064260    0.000627    1.125947 v sine_out[9] (out)
                                              1.125947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.125947   data arrival time
---------------------------------------------------------------------------------------------
                                              5.875947   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095825    0.002400    0.562228 ^ fanout59/A (sg13g2_buf_8)
     8    0.034313    0.047969    0.146423    0.708651 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.048095    0.002239    0.710890 ^ _130_/B (sg13g2_nor2_1)
     2    0.011164    0.070080    0.083207    0.794097 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.070103    0.000386    0.794483 v _136_/B (sg13g2_nand2b_2)
     4    0.014483    0.064888    0.078389    0.872872 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.064900    0.000688    0.873560 ^ _276_/A (sg13g2_nor2_1)
     1    0.012306    0.082366    0.102292    0.975852 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.082403    0.001433    0.977285 v output31/A (sg13g2_buf_1)
     1    0.010692    0.069025    0.148777    1.126061 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.069041    0.001030    1.127091 v sine_out[4] (out)
                                              1.127091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.127091   data arrival time
---------------------------------------------------------------------------------------------
                                              5.877091   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636    0.235063 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002324    0.033848    0.256827    0.491890 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.033848    0.000092    0.491982 ^ fanout68/A (sg13g2_buf_1)
     4    0.028174    0.186946    0.204076    0.696059 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.187019    0.003056    0.699115 ^ fanout65/A (sg13g2_buf_8)
     8    0.040803    0.056944    0.189021    0.888135 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.057036    0.002640    0.890775 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006211    0.065577    0.113650    1.004425 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.065582    0.000584    1.005009 v output8/A (sg13g2_buf_1)
     1    0.008215    0.056680    0.130556    1.135565 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.056683    0.000490    1.136055 v sine_out[13] (out)
                                              1.136055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.136055   data arrival time
---------------------------------------------------------------------------------------------
                                              5.886055   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441    0.234868 ^ _299_/CLK (sg13g2_dfrbpq_2)
     3    0.024800    0.095752    0.324960    0.559828 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095825    0.002400    0.562228 ^ fanout59/A (sg13g2_buf_8)
     8    0.034313    0.047969    0.146423    0.708651 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.048201    0.003007    0.711658 ^ _131_/B (sg13g2_or2_1)
     6    0.022617    0.152828    0.192669    0.904327 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.152831    0.000902    0.905229 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.008388    0.076006    0.112640    1.017869 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.076010    0.000627    1.018496 v output5/A (sg13g2_buf_1)
     1    0.009169    0.061447    0.139639    1.158135 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.061452    0.000572    1.158707 v sine_out[10] (out)
                                              1.158707   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.158707   data arrival time
---------------------------------------------------------------------------------------------
                                              5.908707   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043410    0.001459    1.392667 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023285    0.387275    0.347588    1.740255 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.387277    0.000785    1.741040 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007720    0.141508    0.243819    1.984859 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.141508    0.000243    1.985102 v _267_/A1 (sg13g2_o21ai_1)
     1    0.006104    0.147022    0.201887    2.186989 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.147022    0.000465    2.187454 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004149    0.089657    0.135149    2.322603 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.089657    0.000278    2.322881 v _273_/A (sg13g2_nor2_1)
     1    0.004869    0.099421    0.125398    2.448279 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.099421    0.000342    2.448621 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006387    0.111571    0.131444    2.580065 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.111571    0.000406    2.580471 v output15/A (sg13g2_buf_1)
     1    0.011667    0.074256    0.166086    2.746557 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.074256    0.000396    2.746953 v sine_out[1] (out)
                                              2.746953   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.746953   data arrival time
---------------------------------------------------------------------------------------------
                                             17.003046   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043410    0.001459    1.392667 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023285    0.387275    0.347588    1.740255 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.387277    0.000785    1.741040 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007720    0.141508    0.243819    1.984859 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.141508    0.000230    1.985089 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003759    0.122824    0.164128    2.149217 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.122824    0.000243    2.149460 ^ _239_/B (sg13g2_and3_1)
     1    0.003658    0.054395    0.216636    2.366096 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.054395    0.000266    2.366362 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005544    0.120164    0.122909    2.489271 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.120165    0.000374    2.489645 v output4/A (sg13g2_buf_1)
     1    0.010932    0.070926    0.166456    2.656100 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.070927    0.000400    2.656500 v sine_out[0] (out)
                                              2.656500   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.656500   data arrival time
---------------------------------------------------------------------------------------------
                                             17.093498   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002915    0.037105    0.260379    0.496754 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037105    0.000178    0.496933 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009277    0.091421    0.594836    1.091769 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.091421    0.000744    1.092512 ^ fanout75/A (sg13g2_buf_8)
     6    0.035343    0.048556    0.144699    1.237211 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048816    0.003050    1.240262 ^ fanout74/A (sg13g2_buf_1)
     4    0.018878    0.130899    0.171129    1.411391 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.130903    0.000917    1.412308 ^ _137_/B (sg13g2_nand3_1)
     5    0.026758    0.389929    0.390746    1.803054 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.389940    0.001817    1.804871 v _138_/B (sg13g2_nor2_1)
     2    0.007833    0.180536    0.223679    2.028549 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.180536    0.000224    2.028773 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006211    0.102351    0.170264    2.199038 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.102354    0.000584    2.199622 v output8/A (sg13g2_buf_1)
     1    0.008215    0.057364    0.148380    2.348001 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.057367    0.000490    2.348491 v sine_out[13] (out)
                                              2.348491   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.348491   data arrival time
---------------------------------------------------------------------------------------------
                                             17.401508   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043410    0.001459    1.392667 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023285    0.387275    0.347588    1.740255 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.387287    0.001760    1.742015 ^ _185_/B (sg13g2_nor2_2)
     5    0.026956    0.153591    0.231747    1.973762 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.153711    0.002378    1.976140 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003576    0.122649    0.166629    2.142769 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.122649    0.000136    2.142905 ^ output29/A (sg13g2_buf_1)
     1    0.012044    0.090391    0.175366    2.318271 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.090398    0.000868    2.319139 ^ sine_out[32] (out)
                                              2.319139   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.319139   data arrival time
---------------------------------------------------------------------------------------------
                                             17.430861   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002915    0.037105    0.260379    0.496754 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037105    0.000178    0.496933 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009277    0.091421    0.594836    1.091769 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.091421    0.000744    1.092512 ^ fanout75/A (sg13g2_buf_8)
     6    0.035343    0.048556    0.144699    1.237211 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048816    0.003050    1.240262 ^ fanout74/A (sg13g2_buf_1)
     4    0.018878    0.130899    0.171129    1.411391 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.130903    0.000917    1.412308 ^ _137_/B (sg13g2_nand3_1)
     5    0.026758    0.389929    0.390746    1.803054 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.389941    0.001839    1.804893 v _156_/B (sg13g2_nand2b_1)
     2    0.009325    0.142003    0.201137    2.006031 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.142006    0.000888    2.006918 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006495    0.100191    0.158304    2.165222 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.100192    0.000475    2.165697 v output13/A (sg13g2_buf_1)
     1    0.007702    0.054814    0.145614    2.311311 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.054814    0.000204    2.311515 v sine_out[18] (out)
                                              2.311515   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.311515   data arrival time
---------------------------------------------------------------------------------------------
                                             17.438484   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043410    0.001459    1.392667 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023285    0.387275    0.347588    1.740255 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.387289    0.001912    1.742167 ^ _147_/B (sg13g2_nand2_1)
     2    0.008125    0.134165    0.218015    1.960182 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.134165    0.000422    1.960604 v _275_/B (sg13g2_nor2_1)
     1    0.008426    0.145305    0.163903    2.124506 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.145309    0.000588    2.125094 ^ output30/A (sg13g2_buf_1)
     1    0.012102    0.091284    0.184279    2.309373 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.091290    0.000847    2.310220 ^ sine_out[3] (out)
                                              2.310220   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.310220   data arrival time
---------------------------------------------------------------------------------------------
                                             17.439779   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043410    0.001459    1.392667 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023285    0.387275    0.347588    1.740255 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.387287    0.001760    1.742015 ^ _185_/B (sg13g2_nor2_2)
     5    0.026956    0.153591    0.231747    1.973762 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.153712    0.002392    1.976154 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004658    0.109501    0.169660    2.145814 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.109502    0.000449    2.146263 ^ output27/A (sg13g2_buf_1)
     1    0.010028    0.077988    0.161258    2.307521 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.077992    0.000667    2.308188 ^ sine_out[30] (out)
                                              2.308188   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.308188   data arrival time
---------------------------------------------------------------------------------------------
                                             17.441813   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002915    0.037105    0.260379    0.496754 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037105    0.000178    0.496933 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009277    0.091421    0.594836    1.091769 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.091421    0.000744    1.092512 ^ fanout75/A (sg13g2_buf_8)
     6    0.035343    0.048556    0.144699    1.237211 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048816    0.003050    1.240262 ^ fanout74/A (sg13g2_buf_1)
     4    0.018878    0.130899    0.171129    1.411391 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.130903    0.000917    1.412308 ^ _137_/B (sg13g2_nand3_1)
     5    0.026758    0.389929    0.390746    1.803054 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.389941    0.001839    1.804893 v _156_/B (sg13g2_nand2b_1)
     2    0.009325    0.142003    0.201137    2.006031 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.142006    0.000920    2.006950 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.005295    0.082839    0.134871    2.141821 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.082839    0.000326    2.142147 v output23/A (sg13g2_buf_1)
     1    0.010718    0.069025    0.149463    2.291610 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.069026    0.000344    2.291954 v sine_out[27] (out)
                                              2.291954   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.291954   data arrival time
---------------------------------------------------------------------------------------------
                                             17.458046   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002915    0.037105    0.260379    0.496754 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037105    0.000178    0.496933 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009277    0.091421    0.594836    1.091769 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.091421    0.000744    1.092512 ^ fanout75/A (sg13g2_buf_8)
     6    0.035343    0.048556    0.144699    1.237211 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048816    0.003050    1.240262 ^ fanout74/A (sg13g2_buf_1)
     4    0.018878    0.130899    0.171129    1.411391 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.130903    0.000917    1.412308 ^ _137_/B (sg13g2_nand3_1)
     5    0.026758    0.389929    0.390746    1.803054 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.389940    0.001817    1.804871 v _138_/B (sg13g2_nor2_1)
     2    0.007833    0.180536    0.223679    2.028549 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.180536    0.000387    2.028937 ^ _279_/B (sg13g2_nor2_1)
     1    0.005149    0.065939    0.102588    2.131525 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.065941    0.000675    2.132200 v output34/A (sg13g2_buf_1)
     1    0.009935    0.064941    0.137404    2.269604 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.064958    0.001030    2.270634 v sine_out[7] (out)
                                              2.270634   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.270634   data arrival time
---------------------------------------------------------------------------------------------
                                             17.479366   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043410    0.001459    1.392667 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023285    0.387275    0.347588    1.740255 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.387287    0.001760    1.742015 ^ _185_/B (sg13g2_nor2_2)
     5    0.026956    0.153591    0.231747    1.973762 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.153677    0.001522    1.975284 v _278_/B (sg13g2_nor2_1)
     1    0.004445    0.104736    0.130256    2.105540 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.104736    0.000270    2.105809 ^ output33/A (sg13g2_buf_1)
     1    0.010032    0.077742    0.159127    2.264936 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.077768    0.001352    2.266289 ^ sine_out[6] (out)
                                              2.266289   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.266289   data arrival time
---------------------------------------------------------------------------------------------
                                             17.483711   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043402    0.001033    1.392241 v _141_/A (sg13g2_or2_1)
     3    0.018007    0.116770    0.230482    1.622723 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.116777    0.000968    1.623692 v _173_/A2 (sg13g2_o21ai_1)
     2    0.012444    0.235824    0.250742    1.874434 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.235832    0.001119    1.875553 ^ _174_/B (sg13g2_nand2_1)
     1    0.004258    0.081925    0.146940    2.022492 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.081925    0.000307    2.022799 v _175_/B (sg13g2_nand2_1)
     1    0.005551    0.062379    0.085654    2.108454 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.062381    0.000600    2.109054 ^ output22/A (sg13g2_buf_1)
     1    0.011870    0.088183    0.146634    2.255688 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.088190    0.000834    2.256522 ^ sine_out[26] (out)
                                              2.256522   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.256522   data arrival time
---------------------------------------------------------------------------------------------
                                             17.493477   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002915    0.037105    0.260379    0.496754 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037105    0.000178    0.496933 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009277    0.091421    0.594836    1.091769 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.091421    0.000744    1.092512 ^ fanout75/A (sg13g2_buf_8)
     6    0.035343    0.048556    0.144699    1.237211 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048816    0.003050    1.240262 ^ fanout74/A (sg13g2_buf_1)
     4    0.018878    0.130899    0.171129    1.411391 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.130903    0.000917    1.412308 ^ _137_/B (sg13g2_nand3_1)
     5    0.026758    0.389929    0.390746    1.803054 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.389941    0.001866    1.804920 v _166_/A (sg13g2_nor2_1)
     1    0.004236    0.122352    0.189094    1.994014 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.122352    0.000169    1.994183 ^ _167_/B (sg13g2_nor2_1)
     1    0.007923    0.067537    0.100235    2.094418 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.067541    0.000587    2.095006 v output19/A (sg13g2_buf_1)
     1    0.009135    0.061074    0.135048    2.230054 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.061089    0.000918    2.230972 v sine_out[23] (out)
                                              2.230972   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.230972   data arrival time
---------------------------------------------------------------------------------------------
                                             17.519028   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044995    0.002961    1.266973 v fanout74/A (sg13g2_buf_1)
     4    0.018369    0.106763    0.160560    1.427533 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.106777    0.001219    1.428751 v _140_/A (sg13g2_nor2_2)
     5    0.022777    0.168885    0.196943    1.625694 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.168899    0.001278    1.626972 ^ _144_/A (sg13g2_nand2_1)
     2    0.010475    0.134510    0.170444    1.797417 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.134511    0.000643    1.798059 v _212_/B (sg13g2_nor2_1)
     2    0.012059    0.188072    0.199939    1.997998 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.188076    0.000727    1.998726 ^ output26/A (sg13g2_buf_1)
     1    0.012890    0.096929    0.203251    2.201977 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.096929    0.000461    2.202437 ^ sine_out[2] (out)
                                              2.202437   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.202437   data arrival time
---------------------------------------------------------------------------------------------
                                             17.547562   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002915    0.037105    0.260379    0.496754 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037105    0.000178    0.496933 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009277    0.091421    0.594836    1.091769 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.091421    0.000744    1.092512 ^ fanout75/A (sg13g2_buf_8)
     6    0.035343    0.048556    0.144699    1.237211 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048766    0.002708    1.239919 ^ fanout73/A (sg13g2_buf_8)
     8    0.033946    0.046396    0.120055    1.359974 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.046411    0.001453    1.361426 ^ _132_/A (sg13g2_nand2_2)
     4    0.020497    0.117539    0.121480    1.482906 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.117580    0.001818    1.484724 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018319    0.319267    0.315706    1.800430 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.319274    0.001222    1.801653 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.008388    0.138239    0.232757    2.034409 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.138240    0.000627    2.035037 v output5/A (sg13g2_buf_1)
     1    0.009169    0.063025    0.166196    2.201233 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.063028    0.000572    2.201805 v sine_out[10] (out)
                                              2.201805   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.201805   data arrival time
---------------------------------------------------------------------------------------------
                                             17.548195   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043410    0.001459    1.392667 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023285    0.387275    0.347588    1.740255 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.387289    0.001912    1.742167 ^ _147_/B (sg13g2_nand2_1)
     2    0.008125    0.134165    0.218015    1.960182 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.134165    0.000226    1.960408 v _149_/B (sg13g2_nand2_1)
     1    0.005021    0.069590    0.102457    2.062865 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.069590    0.000320    2.063185 ^ output10/A (sg13g2_buf_1)
     1    0.008302    0.066773    0.134467    2.197652 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.066773    0.000223    2.197875 ^ sine_out[15] (out)
                                              2.197875   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.197875   data arrival time
---------------------------------------------------------------------------------------------
                                             17.552126   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044995    0.002961    1.266973 v fanout74/A (sg13g2_buf_1)
     4    0.018369    0.106763    0.160560    1.427533 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.106777    0.001219    1.428751 v _140_/A (sg13g2_nor2_2)
     5    0.022777    0.168885    0.196943    1.625694 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.168889    0.000645    1.626339 ^ _152_/B (sg13g2_nor2_2)
     4    0.017420    0.086177    0.126808    1.753147 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086211    0.001582    1.754729 v _155_/B1 (sg13g2_a221oi_1)
     1    0.005496    0.205802    0.234852    1.989581 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.205802    0.000345    1.989926 ^ output12/A (sg13g2_buf_1)
     1    0.007679    0.067293    0.184575    2.174501 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.067293    0.000175    2.174677 ^ sine_out[17] (out)
                                              2.174677   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.174677   data arrival time
---------------------------------------------------------------------------------------------
                                             17.575323   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043410    0.001459    1.392667 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023285    0.387275    0.347588    1.740255 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.387287    0.001755    1.742011 ^ _171_/A (sg13g2_nand2_1)
     1    0.003168    0.110942    0.152066    1.894077 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.110944    0.000239    1.894316 v _172_/B (sg13g2_nand2_1)
     1    0.009775    0.090130    0.118636    2.012951 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.090185    0.001026    2.013977 ^ output21/A (sg13g2_buf_1)
     1    0.010391    0.079651    0.154808    2.168785 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.079651    0.000321    2.169106 ^ sine_out[25] (out)
                                              2.169106   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.169106   data arrival time
---------------------------------------------------------------------------------------------
                                             17.580894   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002915    0.037105    0.260379    0.496754 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037105    0.000178    0.496933 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009277    0.091421    0.594836    1.091769 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.091421    0.000744    1.092512 ^ fanout75/A (sg13g2_buf_8)
     6    0.035343    0.048556    0.144699    1.237211 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048766    0.002708    1.239919 ^ fanout73/A (sg13g2_buf_8)
     8    0.033946    0.046396    0.120055    1.359974 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.046411    0.001453    1.361426 ^ _132_/A (sg13g2_nand2_2)
     4    0.020497    0.117539    0.121480    1.482906 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.117580    0.001818    1.484724 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018319    0.319267    0.315706    1.800430 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.319281    0.001763    1.802194 ^ _276_/B (sg13g2_nor2_1)
     1    0.012306    0.132099    0.187773    1.989967 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.132115    0.001434    1.991401 v output31/A (sg13g2_buf_1)
     1    0.010692    0.070236    0.169800    2.161200 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.070251    0.001030    2.162230 v sine_out[4] (out)
                                              2.162230   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.162230   data arrival time
---------------------------------------------------------------------------------------------
                                             17.587770   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002915    0.037105    0.260379    0.496754 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037105    0.000178    0.496933 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009277    0.091421    0.594836    1.091769 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.091421    0.000744    1.092512 ^ fanout75/A (sg13g2_buf_8)
     6    0.035343    0.048556    0.144699    1.237211 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048766    0.002708    1.239919 ^ fanout73/A (sg13g2_buf_8)
     8    0.033946    0.046396    0.120055    1.359974 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.046411    0.001453    1.361426 ^ _132_/A (sg13g2_nand2_2)
     4    0.020497    0.117539    0.121480    1.482906 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.117580    0.001818    1.484724 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018319    0.319267    0.315706    1.800430 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.319287    0.002114    1.802544 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.005536    0.130662    0.198699    2.001243 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.130662    0.000321    2.001564 v output25/A (sg13g2_buf_1)
     1    0.008169    0.057967    0.159170    2.160734 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.057971    0.000531    2.161265 v sine_out[29] (out)
                                              2.161265   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.161265   data arrival time
---------------------------------------------------------------------------------------------
                                             17.588734   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002915    0.037105    0.260379    0.496754 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.037105    0.000178    0.496933 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009277    0.091421    0.594836    1.091769 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.091421    0.000744    1.092512 ^ fanout75/A (sg13g2_buf_8)
     6    0.035343    0.048556    0.144699    1.237211 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048766    0.002708    1.239919 ^ fanout73/A (sg13g2_buf_8)
     8    0.033946    0.046396    0.120055    1.359974 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.046411    0.001453    1.361426 ^ _132_/A (sg13g2_nand2_2)
     4    0.020497    0.117539    0.121480    1.482906 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.117580    0.001818    1.484724 v _163_/A2 (sg13g2_o21ai_1)
     4    0.018319    0.319267    0.315706    1.800430 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.319287    0.002115    1.802545 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004226    0.105067    0.196026    1.998572 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.105068    0.000277    1.998849 v output17/A (sg13g2_buf_1)
     1    0.007797    0.055419    0.147890    2.146739 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.055419    0.000202    2.146941 v sine_out[21] (out)
                                              2.146941   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.146941   data arrival time
---------------------------------------------------------------------------------------------
                                             17.603060   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654    0.236362 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012581    0.052252    0.294150    0.530512 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.052252    0.000326    0.530838 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008877    0.086358    0.631817    1.162655 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.086358    0.000688    1.163343 v fanout71/A (sg13g2_buf_8)
     8    0.033098    0.044031    0.146864    1.310207 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.044044    0.000940    1.311147 v _126_/A (sg13g2_inv_1)
     3    0.014009    0.099651    0.098012    1.409158 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.099654    0.000457    1.409615 ^ _161_/B (sg13g2_nand2_2)
     3    0.020699    0.121282    0.155111    1.564726 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.121329    0.001979    1.566705 v _177_/B (sg13g2_nand2_1)
     3    0.010864    0.098359    0.128548    1.695253 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.098360    0.000560    1.695813 ^ _179_/A (sg13g2_nand2_1)
     2    0.010045    0.118484    0.141355    1.837168 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.118492    0.000806    1.837974 v _281_/B (sg13g2_nor2_1)
     1    0.006607    0.121811    0.140821    1.978795 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.121861    0.000860    1.979655 ^ output35/A (sg13g2_buf_1)
     1    0.009736    0.076599    0.164640    2.144294 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.076603    0.000603    2.144897 ^ sine_out[8] (out)
                                              2.144897   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.144897   data arrival time
---------------------------------------------------------------------------------------------
                                             17.605103   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044995    0.002961    1.266973 v fanout74/A (sg13g2_buf_1)
     4    0.018369    0.106763    0.160560    1.427533 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.106777    0.001219    1.428751 v _140_/A (sg13g2_nor2_2)
     5    0.022777    0.168885    0.196943    1.625694 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.168889    0.000645    1.626339 ^ _152_/B (sg13g2_nor2_2)
     4    0.017420    0.086177    0.126808    1.753147 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086193    0.001134    1.754281 v _283_/A2 (sg13g2_a21oi_1)
     1    0.007019    0.138582    0.166714    1.920995 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.138582    0.000511    1.921506 ^ output6/A (sg13g2_buf_1)
     1    0.008649    0.070614    0.166060    2.087566 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.070617    0.000541    2.088107 ^ sine_out[11] (out)
                                              2.088107   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.088107   data arrival time
---------------------------------------------------------------------------------------------
                                             17.661892   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654    0.236362 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012581    0.052252    0.294150    0.530512 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.052252    0.000326    0.530838 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008877    0.086358    0.631817    1.162655 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.086358    0.000688    1.163343 v fanout71/A (sg13g2_buf_8)
     8    0.033098    0.044031    0.146864    1.310207 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.044044    0.000940    1.311147 v _126_/A (sg13g2_inv_1)
     3    0.014009    0.099651    0.098012    1.409158 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.099654    0.000457    1.409615 ^ _161_/B (sg13g2_nand2_2)
     3    0.020699    0.121282    0.155111    1.564726 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.121329    0.001979    1.566705 v _177_/B (sg13g2_nand2_1)
     3    0.010864    0.098359    0.128548    1.695253 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.098360    0.000560    1.695813 ^ _179_/A (sg13g2_nand2_1)
     2    0.010045    0.118484    0.141355    1.837168 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.118488    0.000540    1.837708 v _180_/B (sg13g2_nand2_1)
     1    0.003551    0.058905    0.089554    1.927262 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.058905    0.000254    1.927516 ^ output24/A (sg13g2_buf_1)
     1    0.011643    0.086682    0.144049    2.071565 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.086682    0.000352    2.071918 ^ sine_out[28] (out)
                                              2.071918   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.071918   data arrival time
---------------------------------------------------------------------------------------------
                                             17.678082   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044995    0.002961    1.266973 v fanout74/A (sg13g2_buf_1)
     4    0.018369    0.106763    0.160560    1.427533 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.106777    0.001219    1.428751 v _140_/A (sg13g2_nor2_2)
     5    0.022777    0.168885    0.196943    1.625694 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.168889    0.000645    1.626339 ^ _152_/B (sg13g2_nor2_2)
     4    0.017420    0.086177    0.126808    1.753147 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086194    0.001169    1.754316 v _277_/B (sg13g2_nor2_1)
     1    0.006715    0.117961    0.131019    1.885335 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.118011    0.000816    1.886152 ^ output32/A (sg13g2_buf_1)
     1    0.012708    0.094274    0.176545    2.062697 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.094286    0.001118    2.063815 ^ sine_out[5] (out)
                                              2.063815   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.063815   data arrival time
---------------------------------------------------------------------------------------------
                                             17.686184   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000427    0.234854 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012240    0.090719    0.301897    0.536751 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.090719    0.000109    0.536860 ^ hold13/A (sg13g2_dlygate4sd3_1)
     1    0.004947    0.066941    0.602504    1.139364 ^ hold13/X (sg13g2_dlygate4sd3_1)
                                                         net49 (net)
                      0.066941    0.000304    1.139668 ^ fanout63/A (sg13g2_buf_2)
     5    0.033528    0.120012    0.188316    1.327984 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.120033    0.001587    1.329571 ^ fanout62/A (sg13g2_buf_8)
     8    0.034073    0.049158    0.157310    1.486881 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.049175    0.001427    1.488307 ^ _181_/A (sg13g2_and2_1)
     4    0.021193    0.149028    0.212521    1.700829 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.149140    0.002631    1.703460 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.009718    0.127284    0.155794    1.859254 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.127331    0.000675    1.859929 v output28/A (sg13g2_buf_1)
     1    0.011907    0.075970    0.172955    2.032885 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.075978    0.000822    2.033706 v sine_out[31] (out)
                                              2.033706   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.033706   data arrival time
---------------------------------------------------------------------------------------------
                                             17.716293   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043419    0.001836    1.393044 v _158_/B (sg13g2_nor2_1)
     3    0.015902    0.225566    0.200186    1.593230 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.225576    0.001272    1.594502 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003720    0.091879    0.164201    1.758703 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.091879    0.000259    1.758962 v _160_/B (sg13g2_nor2_1)
     1    0.005623    0.106127    0.123058    1.882020 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.106127    0.000183    1.882203 ^ output14/A (sg13g2_buf_1)
     1    0.007601    0.063498    0.149089    2.031291 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.063498    0.000199    2.031490 ^ sine_out[19] (out)
                                              2.031490   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.031490   data arrival time
---------------------------------------------------------------------------------------------
                                             17.718510   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044995    0.002961    1.266973 v fanout74/A (sg13g2_buf_1)
     4    0.018369    0.106763    0.160560    1.427533 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.106777    0.001219    1.428751 v _140_/A (sg13g2_nor2_2)
     5    0.022777    0.168885    0.196943    1.625694 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.168899    0.001278    1.626972 ^ _144_/A (sg13g2_nand2_1)
     2    0.010475    0.134510    0.170444    1.797417 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.134510    0.000278    1.797695 v _145_/B (sg13g2_nand2_1)
     1    0.003817    0.063560    0.096066    1.893760 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.063562    0.000285    1.894045 ^ output9/A (sg13g2_buf_1)
     1    0.008252    0.066352    0.131070    2.025115 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.066352    0.000221    2.025336 ^ sine_out[14] (out)
                                              2.025336   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.025336   data arrival time
---------------------------------------------------------------------------------------------
                                             17.724663   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044995    0.002961    1.266973 v fanout74/A (sg13g2_buf_1)
     4    0.018369    0.106763    0.160560    1.427533 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.106777    0.001219    1.428751 v _140_/A (sg13g2_nor2_2)
     5    0.022777    0.168885    0.196943    1.625694 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.168889    0.000645    1.626339 ^ _152_/B (sg13g2_nor2_2)
     4    0.017420    0.086177    0.126808    1.753147 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086211    0.001568    1.754715 v _165_/A2 (sg13g2_a21oi_1)
     1    0.002574    0.076045    0.125578    1.880293 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.076045    0.000099    1.880392 ^ output18/A (sg13g2_buf_1)
     1    0.007753    0.063641    0.135376    2.015767 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.063641    0.000177    2.015945 ^ sine_out[22] (out)
                                              2.015945   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.015945   data arrival time
---------------------------------------------------------------------------------------------
                                             17.734055   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044995    0.002961    1.266973 v fanout74/A (sg13g2_buf_1)
     4    0.018369    0.106763    0.160560    1.427533 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.106777    0.001219    1.428751 v _140_/A (sg13g2_nor2_2)
     5    0.022777    0.168885    0.196943    1.625694 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.168901    0.001356    1.627051 ^ _169_/A (sg13g2_nand2_1)
     1    0.003358    0.077204    0.111013    1.738064 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.077204    0.000133    1.738197 v _170_/B (sg13g2_nand2_1)
     1    0.008418    0.077225    0.097208    1.835405 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.077231    0.000736    1.836141 ^ output20/A (sg13g2_buf_1)
     1    0.008377    0.067306    0.138691    1.974831 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.067309    0.000528    1.975359 ^ sine_out[24] (out)
                                              1.975359   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.975359   data arrival time
---------------------------------------------------------------------------------------------
                                             17.774641   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654    0.236362 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012581    0.052252    0.294150    0.530512 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.052252    0.000326    0.530838 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008877    0.086358    0.631817    1.162655 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.086358    0.000688    1.163343 v fanout71/A (sg13g2_buf_8)
     8    0.033098    0.044031    0.146864    1.310207 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.044044    0.000940    1.311147 v _126_/A (sg13g2_inv_1)
     3    0.014009    0.099651    0.098012    1.409158 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.099654    0.000457    1.409615 ^ _161_/B (sg13g2_nand2_2)
     3    0.020699    0.121282    0.155111    1.564726 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.121316    0.001685    1.566412 v _280_/A2 (sg13g2_a21oi_1)
     1    0.006969    0.138020    0.179936    1.746347 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.138020    0.000511    1.746858 ^ output36/A (sg13g2_buf_1)
     1    0.009768    0.077253    0.170919    1.917776 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.077257    0.000628    1.918404 ^ sine_out[9] (out)
                                              1.918404   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.918404   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831596   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654    0.236362 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012581    0.052252    0.294150    0.530512 v _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.052252    0.000326    0.530838 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008877    0.086358    0.631817    1.162655 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.086358    0.000688    1.163343 v fanout71/A (sg13g2_buf_8)
     8    0.033098    0.044031    0.146864    1.310207 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.044044    0.000940    1.311147 v _126_/A (sg13g2_inv_1)
     3    0.014009    0.099651    0.098012    1.409158 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.099654    0.000457    1.409615 ^ _161_/B (sg13g2_nand2_2)
     3    0.020699    0.121282    0.155111    1.564726 v _161_/Y (sg13g2_nand2_2)
                                                         _124_ (net)
                      0.121344    0.002257    1.566984 v _162_/A2 (sg13g2_a21oi_1)
     1    0.003573    0.090593    0.148090    1.715073 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.090593    0.000242    1.715315 ^ output16/A (sg13g2_buf_1)
     1    0.007641    0.063289    0.142500    1.857815 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.063289    0.000200    1.858016 ^ sine_out[20] (out)
                                              1.858016   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.858016   data arrival time
---------------------------------------------------------------------------------------------
                                             17.891983   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636    0.235063 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002255    0.028832    0.254933    0.489996 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.028832    0.000089    0.490085 v fanout68/A (sg13g2_buf_1)
     4    0.027750    0.151526    0.188204    0.678289 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.151659    0.002988    0.681277 v fanout65/A (sg13g2_buf_8)
     8    0.039758    0.050307    0.180488    0.861766 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.050408    0.002158    0.863923 v fanout64/A (sg13g2_buf_8)
     8    0.036506    0.045339    0.128993    0.992916 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.045436    0.001491    0.994407 v _142_/A (sg13g2_or2_1)
     7    0.023654    0.139493    0.257860    1.252267 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.139496    0.000845    1.253112 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004377    0.101617    0.162029    1.415140 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.101617    0.000299    1.415439 ^ output11/A (sg13g2_buf_1)
     1    0.007724    0.064073    0.147951    1.563391 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.064073    0.000183    1.563573 ^ sine_out[16] (out)
                                              1.563573   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.563573   data arrival time
---------------------------------------------------------------------------------------------
                                             18.186426   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636    0.235063 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002324    0.033848    0.256827    0.491890 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.033848    0.000092    0.491982 ^ fanout68/A (sg13g2_buf_1)
     4    0.028174    0.186946    0.204076    0.696059 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.187019    0.003056    0.699115 ^ fanout65/A (sg13g2_buf_8)
     8    0.040803    0.056944    0.189021    0.888135 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.056990    0.002220    0.890355 ^ fanout64/A (sg13g2_buf_8)
     8    0.037428    0.048913    0.126373    1.016727 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.049397    0.003906    1.020633 ^ _215_/A (sg13g2_nand3_1)
     2    0.007700    0.141583    0.148016    1.168649 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.141585    0.000444    1.169093 v _284_/B (sg13g2_and2_1)
     1    0.009007    0.063087    0.184924    1.354018 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.063095    0.000733    1.354751 v output7/A (sg13g2_buf_1)
     1    0.008408    0.057573    0.130081    1.484832 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.057576    0.000514    1.485346 v sine_out[12] (out)
                                              1.485346   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.485346   data arrival time
---------------------------------------------------------------------------------------------
                                             18.264654   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000379    0.236087 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.009692    0.045834    0.287978    0.524065 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.045834    0.000406    0.524471 v _127_/A (sg13g2_inv_1)
     1    0.004057    0.040697    0.052088    0.576559 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.040698    0.000281    0.576840 ^ output3/A (sg13g2_buf_1)
     1    0.011229    0.083904    0.132514    0.709354 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.083906    0.000536    0.709890 ^ signB (out)
                                              0.709890   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.709890   data arrival time
---------------------------------------------------------------------------------------------
                                             19.040110   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000379    0.236087 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.009840    0.053337    0.290543    0.526630 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.053337    0.000320    0.526950 ^ output2/A (sg13g2_buf_1)
     1    0.008545    0.067914    0.126948    0.653899 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.067914    0.000378    0.654277 ^ sign (out)
                                              0.654277   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.654277   data arrival time
---------------------------------------------------------------------------------------------
                                             19.095722   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043801    0.002525    5.271549 v _289_/A (sg13g2_inv_1)
     1    0.006757    0.055945    0.063876    5.335425 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.055953    0.000497    5.335922 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.335922   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892   25.130304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104123   25.234426 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000426   25.234854 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.984854   clock uncertainty
                                  0.000000   24.984854   clock reconvergence pessimism
                                 -0.214467   24.770388   library recovery time
                                             24.770388   data required time
---------------------------------------------------------------------------------------------
                                             24.770388   data required time
                                             -5.335922   data arrival time
---------------------------------------------------------------------------------------------
                                             19.434465   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043775    0.001857    5.270881 v _290_/A (sg13g2_inv_1)
     1    0.007154    0.058295    0.065725    5.336606 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.058302    0.000512    5.337119 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              5.337119   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892   25.130304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104123   25.234426 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441   25.234867 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.984869   clock uncertainty
                                  0.000000   24.984869   clock reconvergence pessimism
                                 -0.213215   24.771654   library recovery time
                                             24.771654   data required time
---------------------------------------------------------------------------------------------
                                             24.771654   data required time
                                             -5.337119   data arrival time
---------------------------------------------------------------------------------------------
                                             19.434534   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043768    0.001581    5.270605 v _291_/A (sg13g2_inv_1)
     1    0.006086    0.052001    0.060699    5.331304 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.052009    0.000485    5.331789 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.331789   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799   25.130211 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105496   25.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000378   25.236086 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.986086   clock uncertainty
                                  0.000000   24.986086   clock reconvergence pessimism
                                 -0.210410   24.775677   library recovery time
                                             24.775677   data required time
---------------------------------------------------------------------------------------------
                                             24.775677   data required time
                                             -5.331789   data arrival time
---------------------------------------------------------------------------------------------
                                             19.443890   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043770    0.001669    5.270693 v _287_/A (sg13g2_inv_1)
     1    0.005699    0.049717    0.058929    5.329622 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.049741    0.000421    5.330043 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.330043   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799   25.130211 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105496   25.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000243   25.235950 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.985952   clock uncertainty
                                  0.000000   24.985952   clock reconvergence pessimism
                                 -0.211718   24.774235   library recovery time
                                             24.774235   data required time
---------------------------------------------------------------------------------------------
                                             24.774235   data required time
                                             -5.330043   data arrival time
---------------------------------------------------------------------------------------------
                                             19.444191   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043857    0.002983    5.272007 v _288_/A (sg13g2_inv_1)
     1    0.005128    0.046416    0.056376    5.328383 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.046416    0.000207    5.328590 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              5.328590   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892   25.130304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104123   25.234426 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636   25.235064 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.985064   clock uncertainty
                                  0.000000   24.985064   clock reconvergence pessimism
                                 -0.210714   24.774349   library recovery time
                                             24.774349   data required time
---------------------------------------------------------------------------------------------
                                             24.774349   data required time
                                             -5.328590   data arrival time
---------------------------------------------------------------------------------------------
                                             19.445757   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043775    0.001854    5.270878 v _129_/A (sg13g2_inv_1)
     1    0.005191    0.046767    0.056553    5.327431 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.046770    0.000398    5.327828 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.327828   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799   25.130211 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105496   25.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000309   25.236017 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.986017   clock uncertainty
                                  0.000000   24.986017   clock reconvergence pessimism
                                 -0.210549   24.775469   library recovery time
                                             24.775469   data required time
---------------------------------------------------------------------------------------------
                                             24.775469   data required time
                                             -5.327828   data arrival time
---------------------------------------------------------------------------------------------
                                             19.447641   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043774    0.001841    5.270865 v _286_/A (sg13g2_inv_1)
     1    0.005488    0.048488    0.057927    5.328793 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.048512    0.000430    5.329223 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.329223   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799   25.130211 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105496   25.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654   25.236361 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.986362   clock uncertainty
                                  0.000000   24.986362   clock reconvergence pessimism
                                 -0.209018   24.777344   library recovery time
                                             24.777344   data required time
---------------------------------------------------------------------------------------------
                                             24.777344   data required time
                                             -5.329223   data arrival time
---------------------------------------------------------------------------------------------
                                             19.448120   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043775    0.001856    5.270880 v _285_/A (sg13g2_inv_1)
     1    0.005040    0.045889    0.055927    5.326807 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.045889    0.000205    5.327013 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.327013   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799   25.130211 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105496   25.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668   25.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.986376   clock uncertainty
                                  0.000000   24.986376   clock reconvergence pessimism
                                 -0.210202   24.776175   library recovery time
                                             24.776175   data required time
---------------------------------------------------------------------------------------------
                                             24.776175   data required time
                                             -5.327013   data arrival time
---------------------------------------------------------------------------------------------
                                             19.449163   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072273    0.000766    5.130038 v _292_/A (sg13g2_inv_1)
     1    0.005356    0.052779    0.068514    5.198553 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.052782    0.000407    5.198959 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.198959   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892   25.130304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104123   25.234426 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000465   25.234892 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.984894   clock uncertainty
                                  0.000000   24.984894   clock reconvergence pessimism
                                 -0.213219   24.771673   library recovery time
                                             24.771673   data required time
---------------------------------------------------------------------------------------------
                                             24.771673   data required time
                                             -5.198959   data arrival time
---------------------------------------------------------------------------------------------
                                             19.572714   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000466    0.234893 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001982    0.027636    0.253839    0.488733 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027636    0.000076    0.488808 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013899    0.113366    0.646232    1.135041 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.113366    0.000481    1.135522 v fanout55/A (sg13g2_buf_8)
     8    0.041101    0.049240    0.163633    1.299155 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.049771    0.003362    1.302517 v _191_/B (sg13g2_xnor2_1)
     2    0.006495    0.092471    0.160662    1.463179 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.092481    0.000424    1.463603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009165    0.187330    0.204886    1.668489 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.187330    0.000252    1.668741 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013308    0.171462    0.223049    1.891790 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.171463    0.000850    1.892640 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010301    0.206543    0.259030    2.151670 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.206543    0.000858    2.152528 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009196    0.132735    0.202071    2.354599 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.132735    0.000513    2.355112 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007721    0.172800    0.204994    2.560106 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.172800    0.000556    2.560662 ^ _211_/A (sg13g2_xnor2_1)
     1    0.003178    0.097030    0.189088    2.749751 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.097030    0.000215    2.749965 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001940    0.051180    0.589528    3.339493 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.051180    0.000074    3.339567 ^ _299_/D (sg13g2_dfrbpq_2)
                                              3.339567   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892   25.130304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104123   25.234426 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000441   25.234867 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.984869   clock uncertainty
                                  0.000000   24.984869   clock reconvergence pessimism
                                 -0.200823   24.784046   library setup time
                                             24.784046   data required time
---------------------------------------------------------------------------------------------
                                             24.784046   data required time
                                             -3.339567   data arrival time
---------------------------------------------------------------------------------------------
                                             21.444479   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044995    0.002961    1.266973 v fanout74/A (sg13g2_buf_1)
     4    0.018369    0.106763    0.160560    1.427533 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.106777    0.001219    1.428751 v _140_/A (sg13g2_nor2_2)
     5    0.022777    0.168885    0.196943    1.625694 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.168899    0.001278    1.626972 ^ _144_/A (sg13g2_nand2_1)
     2    0.010475    0.134510    0.170444    1.797417 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.134511    0.000643    1.798059 v _212_/B (sg13g2_nor2_1)
     2    0.012059    0.188072    0.199939    1.997998 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.188075    0.000686    1.998684 ^ _213_/C (sg13g2_nand3_1)
     2    0.011369    0.194133    0.257550    2.256234 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.194133    0.000788    2.257023 v _214_/B (sg13g2_xnor2_1)
     1    0.001588    0.054332    0.185691    2.442713 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.054332    0.000062    2.442775 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002236    0.055790    0.596210    3.038985 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.055790    0.000079    3.039065 v _300_/D (sg13g2_dfrbpq_2)
                                              3.039065   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799   25.130211 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105496   25.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000378   25.236086 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.986086   clock uncertainty
                                  0.000000   24.986086   clock reconvergence pessimism
                                 -0.189095   24.796991   library setup time
                                             24.796991   data required time
---------------------------------------------------------------------------------------------
                                             24.796991   data required time
                                             -3.039065   data arrival time
---------------------------------------------------------------------------------------------
                                             21.757927   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044995    0.002961    1.266973 v fanout74/A (sg13g2_buf_1)
     4    0.018369    0.106763    0.160560    1.427533 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.106777    0.001219    1.428751 v _140_/A (sg13g2_nor2_2)
     5    0.022777    0.168885    0.196943    1.625694 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.168899    0.001278    1.626972 ^ _144_/A (sg13g2_nand2_1)
     2    0.010475    0.134510    0.170444    1.797417 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.134511    0.000643    1.798059 v _212_/B (sg13g2_nor2_1)
     2    0.012059    0.188072    0.199939    1.997998 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.188075    0.000686    1.998684 ^ _213_/C (sg13g2_nand3_1)
     2    0.011369    0.194133    0.257550    2.256234 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.194133    0.000604    2.256838 v _218_/B1 (sg13g2_o21ai_1)
     1    0.001950    0.087271    0.096524    2.353362 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.087271    0.000133    2.353495 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003182    0.057894    0.590712    2.944207 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.057894    0.000125    2.944332 ^ _219_/A (sg13g2_inv_1)
     1    0.003265    0.032892    0.050962    2.995294 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.032892    0.000228    2.995522 v _301_/D (sg13g2_dfrbpq_1)
                                              2.995522   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892   25.130304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104123   25.234426 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000465   25.234892 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.984894   clock uncertainty
                                  0.000000   24.984894   clock reconvergence pessimism
                                 -0.179426   24.805468   library setup time
                                             24.805468   data required time
---------------------------------------------------------------------------------------------
                                             24.805468   data required time
                                             -2.995522   data arrival time
---------------------------------------------------------------------------------------------
                                             21.809944   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000466    0.234893 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001982    0.027636    0.253839    0.488733 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027636    0.000076    0.488808 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013899    0.113366    0.646232    1.135041 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.113366    0.000481    1.135522 v fanout55/A (sg13g2_buf_8)
     8    0.041101    0.049240    0.163633    1.299155 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.049771    0.003362    1.302517 v _191_/B (sg13g2_xnor2_1)
     2    0.006495    0.092471    0.160662    1.463179 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.092481    0.000424    1.463603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009165    0.187330    0.204886    1.668489 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.187330    0.000252    1.668741 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013308    0.171462    0.223049    1.891790 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.171463    0.000850    1.892640 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010301    0.206543    0.259030    2.151670 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.206543    0.000858    2.152528 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009196    0.132735    0.202071    2.354599 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.132735    0.000583    2.355182 v _208_/B (sg13g2_xor2_1)
     1    0.002389    0.080198    0.178258    2.533440 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.080198    0.000087    2.533526 v _298_/D (sg13g2_dfrbpq_1)
                                              2.533526   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892   25.130304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104123   25.234426 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000426   25.234854 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.984854   clock uncertainty
                                  0.000000   24.984854   clock reconvergence pessimism
                                 -0.200867   24.783987   library setup time
                                             24.783987   data required time
---------------------------------------------------------------------------------------------
                                             24.783987   data required time
                                             -2.533526   data arrival time
---------------------------------------------------------------------------------------------
                                             22.250462   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000466    0.234893 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001982    0.027636    0.253839    0.488733 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027636    0.000076    0.488808 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013899    0.113366    0.646232    1.135041 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.113366    0.000481    1.135522 v fanout55/A (sg13g2_buf_8)
     8    0.041101    0.049240    0.163633    1.299155 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.049771    0.003362    1.302517 v _191_/B (sg13g2_xnor2_1)
     2    0.006495    0.092471    0.160662    1.463179 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.092481    0.000424    1.463603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009165    0.187330    0.204886    1.668489 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.187330    0.000252    1.668741 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013308    0.171462    0.223049    1.891790 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.171463    0.000850    1.892640 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010301    0.206543    0.259030    2.151670 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.206543    0.000761    2.152431 ^ _204_/B (sg13g2_xor2_1)
     1    0.001626    0.073122    0.196052    2.348484 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.073122    0.000062    2.348545 ^ _297_/D (sg13g2_dfrbpq_1)
                                              2.348545   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892   25.130304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104123   25.234426 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034782    0.000636   25.235064 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.985064   clock uncertainty
                                  0.000000   24.985064   clock reconvergence pessimism
                                 -0.209965   24.775099   library setup time
                                             24.775099   data required time
---------------------------------------------------------------------------------------------
                                             24.775099   data required time
                                             -2.348545   data arrival time
---------------------------------------------------------------------------------------------
                                             22.426554   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000466    0.234893 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001982    0.027636    0.253839    0.488733 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027636    0.000076    0.488808 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013899    0.113366    0.646232    1.135041 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.113366    0.000481    1.135522 v fanout55/A (sg13g2_buf_8)
     8    0.041101    0.049240    0.163633    1.299155 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.049771    0.003362    1.302517 v _191_/B (sg13g2_xnor2_1)
     2    0.006495    0.092471    0.160662    1.463179 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.092479    0.000354    1.463533 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005235    0.068653    0.634078    2.097611 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.068653    0.000211    2.097822 v _192_/B (sg13g2_xnor2_1)
     1    0.001815    0.053379    0.138206    2.236028 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.053379    0.000068    2.236096 v _294_/D (sg13g2_dfrbpq_1)
                                              2.236096   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799   25.130211 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105496   25.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668   25.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.986376   clock uncertainty
                                  0.000000   24.986376   clock reconvergence pessimism
                                 -0.188182   24.798195   library setup time
                                             24.798195   data required time
---------------------------------------------------------------------------------------------
                                             24.798195   data required time
                                             -2.236096   data arrival time
---------------------------------------------------------------------------------------------
                                             22.562099   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000466    0.234893 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001982    0.027636    0.253839    0.488733 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027636    0.000076    0.488808 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013899    0.113366    0.646232    1.135041 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.113366    0.000481    1.135522 v fanout55/A (sg13g2_buf_8)
     8    0.041101    0.049240    0.163633    1.299155 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.049771    0.003362    1.302517 v _191_/B (sg13g2_xnor2_1)
     2    0.006495    0.092471    0.160662    1.463179 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.092481    0.000424    1.463603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009165    0.187330    0.204886    1.668489 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.187330    0.000252    1.668741 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013308    0.171462    0.223049    1.891790 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.171464    0.000902    1.892691 v _200_/A (sg13g2_xor2_1)
     1    0.002228    0.079736    0.200301    2.092992 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.079736    0.000084    2.093076 v _296_/D (sg13g2_dfrbpq_1)
                                              2.093076   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799   25.130211 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105496   25.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000243   25.235950 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.985952   clock uncertainty
                                  0.000000   24.985952   clock reconvergence pessimism
                                 -0.200128   24.785824   library setup time
                                             24.785824   data required time
---------------------------------------------------------------------------------------------
                                             24.785824   data required time
                                             -2.093076   data arrival time
---------------------------------------------------------------------------------------------
                                             22.692747   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892    0.130305 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104122    0.234427 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000466    0.234893 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001982    0.027636    0.253839    0.488733 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027636    0.000076    0.488808 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.013899    0.113366    0.646232    1.135041 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.113366    0.000481    1.135522 v fanout55/A (sg13g2_buf_8)
     8    0.041101    0.049240    0.163633    1.299155 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.049771    0.003362    1.302517 v _191_/B (sg13g2_xnor2_1)
     2    0.006495    0.092471    0.160662    1.463179 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.092481    0.000424    1.463603 v _193_/A2 (sg13g2_o21ai_1)
     2    0.009165    0.187330    0.204886    1.668489 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.187330    0.000531    1.669020 ^ _196_/A (sg13g2_xor2_1)
     1    0.001535    0.074066    0.195875    1.864895 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.074066    0.000059    1.864954 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.864954   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799   25.130211 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105496   25.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000654   25.236361 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.986362   clock uncertainty
                                  0.000000   24.986362   clock reconvergence pessimism
                                 -0.209849   24.776512   library setup time
                                             24.776512   data required time
---------------------------------------------------------------------------------------------
                                             24.776512   data required time
                                             -1.864954   data arrival time
---------------------------------------------------------------------------------------------
                                             22.911558   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000310    0.236018 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002401    0.029473    0.256390    0.492408 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.029473    0.000146    0.492554 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.008644    0.085145    0.617877    1.110431 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.085145    0.000685    1.111116 v fanout77/A (sg13g2_buf_8)
     7    0.042206    0.048882    0.150527    1.261643 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.049331    0.002199    1.263842 v _128_/A (sg13g2_inv_2)
     5    0.021753    0.080231    0.083176    1.347019 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.080232    0.000158    1.347176 ^ _293_/D (sg13g2_dfrbpq_1)
                                              1.347176   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799   25.130211 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105496   25.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036324    0.000309   25.236017 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.986017   clock uncertainty
                                  0.000000   24.986017   clock reconvergence pessimism
                                 -0.212584   24.773434   library setup time
                                             24.773434   data required time
---------------------------------------------------------------------------------------------
                                             24.773434   data required time
                                             -1.347176   data arrival time
---------------------------------------------------------------------------------------------
                                             23.426258   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003809    0.028488    0.004386    5.004386 v rst (in)
                                                         rst (net)
                      0.028488    0.000000    5.004386 v input1/A (sg13g2_buf_1)
     2    0.011503    0.072266    0.124886    5.129273 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.072276    0.000880    5.130152 v fanout78/A (sg13g2_buf_8)
     8    0.032873    0.043746    0.138872    5.269024 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.043801    0.002525    5.271549 v _289_/A (sg13g2_inv_1)
     1    0.006757    0.055945    0.063876    5.335425 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.055953    0.000497    5.335922 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              5.335922   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013556    0.047189    0.017716   25.017715 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000   25.017715 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697   25.129412 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037580    0.000892   25.130304 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017411    0.034780    0.104123   25.234426 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034781    0.000426   25.234854 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.984854   clock uncertainty
                                  0.000000   24.984854   clock reconvergence pessimism
                                 -0.214467   24.770388   library recovery time
                                             24.770388   data required time
---------------------------------------------------------------------------------------------
                                             24.770388   data required time
                                             -5.335922   data arrival time
---------------------------------------------------------------------------------------------
                                             19.434465   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013556    0.047189    0.017716    0.017716 ^ clk (in)
                                                         clk (net)
                      0.047195    0.000000    0.017716 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021038    0.037578    0.111697    0.129414 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037579    0.000799    0.130213 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019660    0.036324    0.105495    0.235708 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036325    0.000668    0.236376 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002950    0.031862    0.258582    0.494958 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031862    0.000181    0.495139 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008965    0.086787    0.620973    1.116113 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.086787    0.000717    1.116830 v fanout75/A (sg13g2_buf_8)
     6    0.034372    0.044762    0.147183    1.264012 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044946    0.002629    1.266641 v fanout73/A (sg13g2_buf_8)
     8    0.033006    0.043388    0.124567    1.391208 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.043410    0.001459    1.392667 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023285    0.387275    0.347588    1.740255 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.387277    0.000785    1.741040 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007720    0.141508    0.243819    1.984859 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.141508    0.000243    1.985102 v _267_/A1 (sg13g2_o21ai_1)
     1    0.006104    0.147022    0.201887    2.186989 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.147022    0.000465    2.187454 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004149    0.089657    0.135149    2.322603 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.089657    0.000278    2.322881 v _273_/A (sg13g2_nor2_1)
     1    0.004869    0.099421    0.125398    2.448279 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.099421    0.000342    2.448621 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006387    0.111571    0.131444    2.580065 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.111571    0.000406    2.580471 v output15/A (sg13g2_buf_1)
     1    0.011667    0.074256    0.166086    2.746557 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.074256    0.000396    2.746953 v sine_out[1] (out)
                                              2.746953   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.746953   data arrival time
---------------------------------------------------------------------------------------------
                                             17.003046   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_slow_1p08V_125C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_slow_1p08V_125C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_slow_1p08V_125C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.549637e-05 0.000000e+00 2.169853e-08 1.551807e-05  60.0%
Combinational        1.813927e-07 2.309258e-07 1.986676e-07 6.109861e-07   2.4%
Clock                7.016101e-06 2.711097e-06 1.850813e-08 9.745706e-06  37.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.269387e-05 2.942023e-06 2.388742e-07 2.587476e-05 100.0%
                            87.7%        11.4%         0.9%
%OL_METRIC_F power__internal__total 2.2693866412737407e-5
%OL_METRIC_F power__switching__total 2.942022547358647e-6
%OL_METRIC_F power__leakage__total 2.3887423594715074e-7
%OL_METRIC_F power__total 2.5874764105537906e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_slow_1p08V_125C -0.2514824808467094
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.234893 source latency _301_/CLK ^
-0.236376 target latency _294_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.251482 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_slow_1p08V_125C 0.25152144967597584
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.236376 source latency _294_/CLK ^
-0.234854 target latency _298_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.251521 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_slow_1p08V_125C 0.741316251589423
nom_slow_1p08V_125C: 0.741316251589423
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_slow_1p08V_125C 17.003046563088038
nom_slow_1p08V_125C: 17.003046563088038
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_slow_1p08V_125C 0
nom_slow_1p08V_125C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_slow_1p08V_125C 0.741316
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_slow_1p08V_125C 21.444479
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 25.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  25.000000    0.000000 12.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.234854         network latency _298_/CLK
        0.236376 network latency _294_/CLK
---------------
0.234854 0.236376 latency
        0.001521 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.241731         network latency _298_/CLK
        0.242954 network latency _294_/CLK
---------------
0.241731 0.242954 latency
        0.001223 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.56 fmax = 281.25
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_slow_1p08V_125C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-04-30/55-openroad-stapostpnr/nom_slow_1p08V_125C/DigitalSine__nom_slow_1p08V_125C.lib…
