Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Aug  2 17:29:40 2020
| Host         : LAPTOP-9O34ELCS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Generator_control_sets_placed.rpt
| Design       : Generator
| Device       : xc7s15
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             914 |          237 |
| No           | No                    | Yes                    |              82 |           22 |
| No           | Yes                   | No                     |               3 |            1 |
| Yes          | No                    | No                     |               9 |            2 |
| Yes          | No                    | Yes                    |              44 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                         Enable Signal                                                         |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u1_clk_wiz_0/inst/clk_out2 |                                                                                                                               | uut_wave_controller/uut_sin_controller/uut_cordic_0/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/phase_cr_a1 |                1 |              3 |
|  u1_clk_wiz_0/inst/clk_out2 | uut_wave_controller/uut_sin_controller/E[0]                                                                                   | uut_wave_controller/uut_square_controller/bbstub_locked                                                                                                |                3 |              8 |
|  u1_clk_wiz_0/inst/clk_out2 |                                                                                                                               | uut_dac_controller/dac_sync_n_i_2_n_0                                                                                                                  |                3 |              9 |
|  u1_clk_wiz_0/inst/clk_out2 | uut_wave_controller/triangle_tmp                                                                                              | uut_wave_controller/uut_square_controller/bbstub_locked                                                                                                |                2 |              9 |
|  u1_clk_wiz_0/inst/clk_out2 | uut_wave_controller/uut_sin_controller/uut_cordic_0/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr |                                                                                                                                                        |                2 |              9 |
|  u1_clk_wiz_0/inst/clk_out2 | uut_wave_controller/uut_sin_controller/phase_in[15]_i_1__1_n_0                                                                | uut_wave_controller/uut_square_controller/bbstub_locked                                                                                                |                3 |             13 |
|  u1_clk_wiz_0/inst/clk_out2 | uut_dac_controller/div_en                                                                                                     | uut_dac_controller/dac_sync_n_i_2_n_0                                                                                                                  |                5 |             14 |
|  u1_clk_wiz_0/inst/clk_out2 |                                                                                                                               | uut_wave_controller/uut_square_controller/bbstub_locked                                                                                                |               19 |             73 |
|  u1_clk_wiz_0/inst/clk_out2 |                                                                                                                               |                                                                                                                                                        |              237 |            918 |
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


