
*** Running vivado
    with args -log my_cpu.vds -m64 -mode batch -messageDb vivado.pb -notrace -source my_cpu.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source my_cpu.tcl -notrace
Command: synth_design -top my_cpu -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2611] redeclaration of ansi port result is not allowed [//Mac/Home/Downloads/Single_cycled_CPU-master/my_cpu.v:21]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 296.895 ; gain = 125.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'my_cpu' [//Mac/Home/Downloads/Single_cycled_CPU-master/my_cpu.v:3]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [//Mac/Home/Downloads/Single_cycled_CPU-master/InstructionMemory.v:3]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (1#1) [//Mac/Home/Downloads/Single_cycled_CPU-master/InstructionMemory.v:3]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [//Mac/Home/Downloads/Single_cycled_CPU-master/ControlUnit.v:3]
	Parameter _add bound to: 6'b000000 
	Parameter _addi bound to: 6'b000001 
	Parameter _sub bound to: 6'b000010 
	Parameter _ori bound to: 6'b010000 
	Parameter _and bound to: 6'b010001 
	Parameter _or bound to: 6'b010010 
	Parameter _move bound to: 6'b100000 
	Parameter _sw bound to: 6'b100110 
	Parameter _lw bound to: 6'b100111 
	Parameter _beq bound to: 6'b110000 
	Parameter _halt bound to: 6'b111111 
INFO: [Synth 8-155] case statement is not full and has no default [//Mac/Home/Downloads/Single_cycled_CPU-master/ControlUnit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (2#1) [//Mac/Home/Downloads/Single_cycled_CPU-master/ControlUnit.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [//Mac/Home/Downloads/Single_cycled_CPU-master/RegisterFile.v:3]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (3#1) [//Mac/Home/Downloads/Single_cycled_CPU-master/RegisterFile.v:3]
INFO: [Synth 8-638] synthesizing module 'Extend' [//Mac/Home/Downloads/Single_cycled_CPU-master/Extend.v:3]
INFO: [Synth 8-256] done synthesizing module 'Extend' (4#1) [//Mac/Home/Downloads/Single_cycled_CPU-master/Extend.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [//Mac/Home/Downloads/Single_cycled_CPU-master/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [//Mac/Home/Downloads/Single_cycled_CPU-master/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:3]
WARNING: [Synth 8-567] referenced signal 'read_data2' should be on the sensitivity list [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:13]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (6#1) [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:3]
INFO: [Synth 8-256] done synthesizing module 'my_cpu' (7#1) [//Mac/Home/Downloads/Single_cycled_CPU-master/my_cpu.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 369.617 ; gain = 197.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 369.617 ; gain = 197.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 369.617 ; gain = 197.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5546] ROM "Ins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HALT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SW" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LW" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BEQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDI" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AND" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SUB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MOVE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ORI" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [//Mac/Home/Downloads/Single_cycled_CPU-master/ALU.v:19]
INFO: [Synth 8-5545] ROM "register_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "register_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'data_stream_reg' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[0]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[1]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[2]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[3]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[4]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[5]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[6]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[7]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[8]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[9]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[10]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[11]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[12]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[13]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[14]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[15]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[16]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[17]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[18]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[19]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[20]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[21]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[22]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[23]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[24]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[25]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[26]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[27]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[28]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[29]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[30]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[31]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[32]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[33]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[34]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[35]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[36]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[37]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[38]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[39]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[40]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[41]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[42]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[43]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[44]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[45]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[46]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[47]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[48]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[49]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[50]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[51]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[52]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[53]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[54]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[55]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[56]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[57]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[58]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[59]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[60]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[61]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[62]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[63]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[64]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[65]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[66]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[67]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[68]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[69]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[70]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[71]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[72]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[73]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[74]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[75]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[76]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[77]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[78]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[79]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[80]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[81]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[82]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[83]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[84]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[85]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[86]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[87]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[88]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[89]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[90]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[91]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[92]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[93]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[94]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[95]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[96]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[97]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'register_reg[98]' [//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v:15]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 468.227 ; gain = 296.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 3     
	  69 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 768   
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InstructionMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	  69 Input      8 Bit        Muxes := 4     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      1 Bit        Muxes := 25    
Module RegisterFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 3     
Module DataMemory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 768   
	   5 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 468.227 ; gain = 296.438
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "SW" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDI" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ORI" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LW" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HALT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BEQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SUB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MOVE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "OR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AND" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 479.660 ; gain = 307.871
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 479.660 ; gain = 307.871

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+---------------------------+-----------+----------------------+---------------+-------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | Hierarchical Name | 
+------------+---------------------------+-----------+----------------------+---------------+-------------------+
|my_cpu      | registerfile/register_reg | Implied   | 32 x 32              | RAM32M x 12   | my_cpu/ram__2     | 
+------------+---------------------------+-----------+----------------------+---------------+-------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 560.488 ; gain = 388.699

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 560.488 ; gain = 388.699

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    58|
|5     |LUT3   |    38|
|6     |LUT4   |    12|
|7     |LUT5   |   139|
|8     |LUT6   |  2721|
|9     |MUXF7  |   276|
|10    |MUXF8  |   128|
|11    |RAM32M |    12|
|12    |LD     |  2080|
|13    |IBUF   |     8|
|14    |OBUF   |   102|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |  5585|
|2     |  datamemory   |DataMemory   |  3101|
|3     |  registerfile |RegisterFile |  2371|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 560.488 ; gain = 388.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 259 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 560.488 ; gain = 344.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 560.488 ; gain = 388.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2092 instances were transformed.
  LD => LDCE: 2080 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 577.059 ; gain = 372.223
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 577.059 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 15 09:21:46 2018...
