Release 14.7 - par P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Oct 14 21:30:41 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   io_button<0>_IBUF
   io_button<1>_IBUF
   io_button<2>_IBUF
   io_button<3>_IBUF
   io_button<4>_IBUF


