#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Dec  6 10:26:07 2025
# Process ID: 2572
# Current directory: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13884 C:\Users\myatt\Desktop\PNU-LogicCircuitDesignLab-TermProject-Team10\circuit porject\project_1\project_1.xpr
# Log file: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/vivado.log
# Journal file: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1'
INFO: [Project 1-313] Project file moved from 'C:/Users/myatt/Desktop/circuit porject/project_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/combined_puzzle_textlcd.v', nor could it be found using path 'C:/Users/myatt/Desktop/circuit porject/combined_puzzle_textlcd.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/sources_1', nor could it be found using path 'C:/Users/myatt/Desktop/circuit porject/project_1/project_1.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.934 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/myatt/Desktop/circuit porject/project_1/project_1.xpr}
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/myatt/Desktop/circuit porject/combined_puzzle_textlcd.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/myatt/Desktop/circuit porject/project_1/project_1.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1'
INFO: [Project 1-313] Project file moved from 'C:/Users/myatt/Desktop/circuit porject/project_1' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/combined_puzzle_textlcd.v', nor could it be found using path 'C:/Users/myatt/Desktop/circuit porject/combined_puzzle_textlcd.v'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/sources_1', nor could it be found using path 'C:/Users/myatt/Desktop/circuit porject/project_1/project_1.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/combined_puzzle_textlcd.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/combined_puzzle_textlcd.v}}
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-10:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.934 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
current_hw_device [get_hw_devices xc7s75_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.230 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: top
INFO: [Device 21-403] Loading part xc7s75fgga484-1
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:226]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:232]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.574 ; gain = 244.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:558]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:580]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1040]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1040]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2905.855 ; gain = 347.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2923.672 ; gain = 365.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2923.672 ; gain = 365.023
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 2923.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3035.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 3035.832 ; gain = 477.184
16 Infos, 26 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 3035.832 ; gain = 711.324
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/13724327082d01
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:233]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:239]
ERROR: [Synth 8-1031] latched_input is not declared [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:627]
ERROR: [Synth 8-1031] latched_timeout is not declared [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:628]
ERROR: [Synth 8-1031] latched_input is not declared [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:640]
ERROR: [Synth 8-1031] latched_timeout is not declared [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:641]
ERROR: [Synth 8-1031] latched_input is not declared [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:663]
ERROR: [Synth 8-1031] latched_timeout is not declared [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:664]
INFO: [Synth 8-2350] module puzzle ignored due to previous errors [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-2350] module textlcd_flat ignored due to previous errors [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1073]
Failed to read verilog 'C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:235]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:241]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3160.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:554]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:576]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:604]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1075]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3238.586 ; gain = 77.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3262.457 ; gain = 101.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3262.457 ; gain = 101.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3262.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3339.754 ; gain = 178.914
reset_run synth_1
startgroup
set_property package_pin "" [get_ports [list  {BTN_NUM[9]}]]
place_ports {BTN_NUM[0]} L1
endgroup
startgroup
set_property package_pin "" [get_ports [list  {BTN_NUM[10]}]]
place_ports {BTN_NUM[1]} K4
endgroup
place_ports {BTN_NUM[2]} N8
place_ports {BTN_NUM[3]} N4
place_ports {BTN_NUM[4]} N1
place_ports {BTN_NUM[5]} P6
place_ports {BTN_NUM[6]} N6
place_ports {BTN_NUM[7]} L5
place_ports {BTN_NUM[8]} J2
place_ports {BTN_NUM[9]} K2
place_ports {BTN_NUM[10]} L7
save_constraints
launch_runs synth_1 -jobs 2
[Sat Dec  6 10:55:21 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1

refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:235]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:241]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:554]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:582]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1055]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1055]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3423.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3423.422 ; gain = 0.000
launch_runs synth_1 -jobs 2
[Sat Dec  6 10:59:52 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:235]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:241]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:554]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:582]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1055]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1055]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3423.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3423.422 ; gain = 0.000
launch_runs synth_1 -jobs 2
[Sat Dec  6 11:01:07 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Dec  6 11:03:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec  6 11:04:44 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3423.422 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:235]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:241]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:556]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:584]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1057]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1057]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3423.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3423.422 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Dec  6 11:16:35 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Dec  6 11:18:30 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec  6 11:20:05 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3423.422 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/13724327082d01
refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:235]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:241]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:359]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:589]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1062]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1062]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3423.422 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3423.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3714.711 ; gain = 291.289
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Dec  6 11:25:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Dec  6 11:28:07 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec  6 11:29:35 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3738.652 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:249]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:255]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3744.969 ; gain = 6.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:373]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:603]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1104]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1104]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3744.969 ; gain = 6.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3756.445 ; gain = 17.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3756.445 ; gain = 17.793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 3756.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3756.445 ; gain = 17.793
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Dec  6 11:36:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Sat Dec  6 11:42:03 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
[Sat Dec  6 11:42:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec  6 11:45:43 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3756.445 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:248]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:254]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3756.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:372]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:611]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1122]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1122]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3756.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3756.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3756.445 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3756.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3908.578 ; gain = 152.133
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Dec  6 11:59:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'refresh_design' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1

refresh_design
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_NOC_M_AXI [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_NOC_M_AXIS [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:132]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_NOC_S_AXI [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:164]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_NOC_S_AXIS [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:274]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_PL_M_AXIS128 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:306]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_PL_M_AXIS32 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:326]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_PL_M_AXIS64 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:346]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_PL_M_EVENTS [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:366]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_PL_S_AXIS128 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:376]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_PL_S_AXIS32 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:396]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_PL_S_AXIS64 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:416]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AIE_PL_S_EVENTS [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:436]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AMS_ADC [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:446]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AMS_DAC [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:460]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:474]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:486]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:498]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:511]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:522]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:534]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:546]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:558]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:570]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:583]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:596]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:609]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:622]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:649]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:663]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:691]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:705]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:719]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:730]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:740]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:884]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:914]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:933]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:954]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:974]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:991]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1008]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1029]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1039]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1054]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFDIV_LEAF [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1069]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1093]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1110]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1122]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1144]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1183]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1198]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1211]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1225]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1239]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_FABRIC [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1249]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1259]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1281]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_LB [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1297]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_PS [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1307]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1319]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1329]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1344]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1354]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIODQS [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1372]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1385]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1395]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1426]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1437]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1447]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1457]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1467]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1477]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1487]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1505]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1524]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CLKDLL [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1554]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CLKDLLE [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1584]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CLKDLLHF [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1616]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1640]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMACE4 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:2450]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CPM [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:3366]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CPM_EXT [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:6592]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CPM_MAIN [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:7364]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:10604]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:10614]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:10660]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:10731]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:10779]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:10837]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DDRMC [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:10882]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DDRMC_RIU [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11936]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11984]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:11998]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DPHY_DIFFINBUF [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12015]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DPLL [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12037]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:12121]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:248]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:254]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3939.824 ; gain = 5.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:372]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:611]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1122]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1122]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3949.848 ; gain = 15.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3957.043 ; gain = 22.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3957.043 ; gain = 22.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 3957.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3957.043 ; gain = 22.820
launch_runs synth_1 -jobs 2
[Sat Dec  6 12:00:56 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Dec  6 12:03:03 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec  6 12:04:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/13724327082d01
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3957.043 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
current_hw_device [get_hw_devices xc7s75_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3957.043 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/13724327082d01
refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:245]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:251]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3957.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:369]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:602]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1113]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1113]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3957.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3957.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3957.043 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 3957.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3965.762 ; gain = 8.719
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Dec  6 12:13:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -jobs 2
[Sat Dec  6 12:16:26 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec  6 12:18:01 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3989.082 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:189]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:196]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:423]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:424]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:425]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:426]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:453]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:457]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:480]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:482]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:246]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:252]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3991.500 ; gain = 2.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:370]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:622]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1133]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1133]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:341]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:557]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3991.500 ; gain = 2.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4003.086 ; gain = 14.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4003.086 ; gain = 14.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 4003.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4003.086 ; gain = 14.004
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Dec  6 12:24:46 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Dec  6 12:27:17 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec  6 12:28:57 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4003.086 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 4003.086 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:314]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:314]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:314]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:321]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:321]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:321]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:548]
WARNING: [Synth 8-6901] identifier 'cursor_pos' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:549]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:550]
WARNING: [Synth 8-6901] identifier 'cursor_line' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:551]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:578]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:578]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:582]
WARNING: [Synth 8-6901] identifier 'S_IDLE' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:582]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:605]
WARNING: [Synth 8-6901] identifier 'S_CLEAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:605]
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:605]
WARNING: [Synth 8-6901] identifier 'state' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:607]
WARNING: [Synth 8-6901] identifier 'S_WRITE_CHAR' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:607]
WARNING: [Synth 8-6901] identifier 'write_char_done' is used before its declaration [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:607]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:246]
WARNING: [Synth 8-2292] literal value truncated to fit in 25 bits [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:252]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4003.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'puzzle' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
	Parameter S_MODE bound to: 3'b000 
	Parameter S_NAME bound to: 3'b001 
	Parameter S_GEN bound to: 3'b010 
	Parameter S_INPUT bound to: 3'b011 
	Parameter S_CHECK bound to: 3'b100 
	Parameter S_OVER bound to: 3'b101 
	Parameter KEY_NEXT bound to: 4'b0000 
	Parameter KEY_BACKSPACE bound to: 4'b1010 
	Parameter SEC_TICKS bound to: 26'b10111110101111000010000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_CORRECT bound to: 3'b001 
	Parameter BUZZ_WRONG bound to: 3'b010 
	Parameter BUZZ_TIMEOUT bound to: 3'b011 
	Parameter BUZZ_KEYPAD bound to: 3'b100 
	Parameter BUZZ_COUNT321 bound to: 3'b101 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter CORRECT_NOTE_DUR bound to: 25'b0001011011100011011000000 
	Parameter WRONG_TOTAL_DUR bound to: 25'b1011111010111100001000000 
	Parameter TIMEOUT_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter COUNT321_TOTAL_DUR bound to: 25'b0011000100101101000000000 
	Parameter FEEDBACK_WAIT_TICKS bound to: 100000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:370]
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:622]
INFO: [Synth 8-6157] synthesizing module 'textlcd_flat' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1133]
	Parameter ST_POWON bound to: 4'b0000 
	Parameter ST_FUNC_HIGH bound to: 4'b0001 
	Parameter ST_FUNC_LOW bound to: 4'b0010 
	Parameter ST_DISPON_HIGH bound to: 4'b0011 
	Parameter ST_DISPON_LOW bound to: 4'b0100 
	Parameter ST_ENTRY_HIGH bound to: 4'b0101 
	Parameter ST_ENTRY_LOW bound to: 4'b0110 
	Parameter ST_CLEAR_HIGH bound to: 4'b0111 
	Parameter ST_CLEAR_LOW bound to: 4'b1000 
	Parameter ST_IDLE bound to: 4'b1001 
	Parameter ST_SETADDR_H bound to: 4'b1010 
	Parameter ST_SETADDR_L bound to: 4'b1011 
	Parameter ST_WRITE_H bound to: 4'b1100 
	Parameter ST_WRITE_L bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'textlcd_flat' (1#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1133]
INFO: [Synth 8-6155] done synthesizing module 'puzzle' (2#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/puzzle.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
	Parameter SEG_BLANK bound to: 7'b0000000 
	Parameter BUZZ_IDLE bound to: 3'b000 
	Parameter BUZZ_KEYPAD bound to: 3'b001 
	Parameter NOTE_DO bound to: 16'b0110000110101000 
	Parameter NOTE_RE bound to: 16'b0101010111110000 
	Parameter NOTE_MI bound to: 16'b0100111000100000 
	Parameter NOTE_FA bound to: 16'b0100011001010000 
	Parameter NOTE_SO bound to: 16'b0011111010000000 
	Parameter NOTE_LA bound to: 16'b0011011010110000 
	Parameter NOTE_TI bound to: 16'b0010111011100000 
	Parameter NOTE_DO2 bound to: 16'b0010011100010000 
	Parameter KEYPAD_DUR bound to: 25'b0010011000100101101000000 
	Parameter S_DELAY bound to: 4'b0000 
	Parameter S_FUNCTION_SET bound to: 4'b0001 
	Parameter S_DISPLAY_ON bound to: 4'b0010 
	Parameter S_ENTRY_MODE bound to: 4'b0011 
	Parameter S_CLEAR bound to: 4'b0100 
	Parameter S_HOME bound to: 4'b0101 
	Parameter S_IDLE bound to: 4'b0110 
	Parameter S_WRITE_CHAR bound to: 4'b0111 
	Parameter S_RESULT bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:466]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:682]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (3#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/calculator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4003.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4003.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4003.086 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 4003.086 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[1]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DIP_MODE[0]'. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.srcs/constrs_1/new/project1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4003.086 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sat Dec  6 12:40:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat Dec  6 12:41:54 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/13724327082d01
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Dec  6 12:43:45 2025] Launched impl_1...
Run output will be captured here: C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4003.086 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4003.086 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4003.086 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4003.086 ; gain = 0.000
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4003.086 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/myatt/Desktop/PNU-LogicCircuitDesignLab-TermProject-Team10/circuit porject/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4003.086 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  6 12:52:51 2025...
