$date
	Sun Nov 23 03:30:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 16 # switches [15:0] $end
$var wire 1 $ zero_in $end
$var wire 1 % zero_flag $end
$var wire 2 & write_select [1:0] $end
$var wire 8 ' register_B_data_out [7:0] $end
$var wire 8 ( register_A_data_out [7:0] $end
$var wire 6 ) program_counter_out [5:0] $end
$var wire 2 * port_B_select [1:0] $end
$var wire 2 + port_A_select [1:0] $end
$var wire 1 , overflow_in $end
$var wire 1 - overflow_flag $end
$var wire 1 . negative_in $end
$var wire 1 / negative_flag $end
$var wire 27 0 decoder_output [26:0] $end
$var wire 1 1 carry_in $end
$var wire 1 2 carry_flag $end
$var wire 18 3 c [17:0] $end
$var wire 2 4 alu_select_input [1:0] $end
$var wire 8 5 REG_writeback_mux [7:0] $end
$var wire 8 6 DMEM_data_out [7:0] $end
$var wire 8 7 DMEM_data_in [7:0] $end
$var wire 16 8 CMEM_out [15:0] $end
$var wire 8 9 ALU_source_B_mux [7:0] $end
$var wire 8 : ALU_result_mux [7:0] $end
$var wire 8 ; ALU_result [7:0] $end
$scope module ALU_unit $end
$var wire 2 < ALU_select [1:0] $end
$var wire 8 = B [7:0] $end
$var wire 1 $ zero $end
$var wire 8 > shifter_result [7:0] $end
$var wire 1 ? shifter_carry $end
$var wire 1 , overflow $end
$var wire 1 . negative $end
$var wire 1 1 carry $end
$var wire 8 @ adder_result [7:0] $end
$var wire 1 A adder_overflow $end
$var wire 1 B adder_carry $end
$var wire 8 C ALU_result [7:0] $end
$var wire 8 D A [7:0] $end
$scope module adder $end
$var wire 8 E Y [7:0] $end
$var wire 8 F Yxor [7:0] $end
$var wire 1 G add_sub $end
$var wire 1 A overflow $end
$var wire 1 B carry $end
$var wire 8 H X [7:0] $end
$var wire 8 I S [7:0] $end
$var wire 9 J C [8:0] $end
$scope module fa0 $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 M cin $end
$var wire 1 N cout $end
$var wire 1 O sum $end
$upscope $end
$scope module fa1 $end
$var wire 1 P a $end
$var wire 1 Q b $end
$var wire 1 R cin $end
$var wire 1 S cout $end
$var wire 1 T sum $end
$upscope $end
$scope module fa2 $end
$var wire 1 U a $end
$var wire 1 V b $end
$var wire 1 W cin $end
$var wire 1 X cout $end
$var wire 1 Y sum $end
$upscope $end
$scope module fa3 $end
$var wire 1 Z a $end
$var wire 1 [ b $end
$var wire 1 \ cin $end
$var wire 1 ] cout $end
$var wire 1 ^ sum $end
$upscope $end
$scope module fa4 $end
$var wire 1 _ a $end
$var wire 1 ` b $end
$var wire 1 a cin $end
$var wire 1 b cout $end
$var wire 1 c sum $end
$upscope $end
$scope module fa5 $end
$var wire 1 d a $end
$var wire 1 e b $end
$var wire 1 f cin $end
$var wire 1 g cout $end
$var wire 1 h sum $end
$upscope $end
$scope module fa6 $end
$var wire 1 i a $end
$var wire 1 j b $end
$var wire 1 k cin $end
$var wire 1 l cout $end
$var wire 1 m sum $end
$upscope $end
$scope module fa7 $end
$var wire 1 n a $end
$var wire 1 o b $end
$var wire 1 p cin $end
$var wire 1 q cout $end
$var wire 1 r sum $end
$upscope $end
$upscope $end
$scope module carry_mux $end
$var wire 1 B a $end
$var wire 1 s sel $end
$var wire 1 1 y $end
$var wire 1 ? b $end
$upscope $end
$scope module flag_calc $end
$var wire 1 $ zero $end
$var wire 1 . negative $end
$var wire 8 t I [7:0] $end
$upscope $end
$scope module overflow_mux $end
$var wire 1 A a $end
$var wire 1 u b $end
$var wire 1 v sel $end
$var wire 1 , y $end
$upscope $end
$scope module result_mux $end
$var wire 8 w b [7:0] $end
$var wire 1 x sel $end
$var wire 8 y y [7:0] $end
$var wire 8 z a [7:0] $end
$scope begin mux_loop[0] $end
$scope module mux_inst $end
$var wire 1 { a $end
$var wire 1 | b $end
$var wire 1 x sel $end
$var wire 1 } y $end
$upscope $end
$upscope $end
$scope begin mux_loop[1] $end
$scope module mux_inst $end
$var wire 1 ~ a $end
$var wire 1 !" b $end
$var wire 1 x sel $end
$var wire 1 "" y $end
$upscope $end
$upscope $end
$scope begin mux_loop[2] $end
$scope module mux_inst $end
$var wire 1 #" a $end
$var wire 1 $" b $end
$var wire 1 x sel $end
$var wire 1 %" y $end
$upscope $end
$upscope $end
$scope begin mux_loop[3] $end
$scope module mux_inst $end
$var wire 1 &" a $end
$var wire 1 '" b $end
$var wire 1 x sel $end
$var wire 1 (" y $end
$upscope $end
$upscope $end
$scope begin mux_loop[4] $end
$scope module mux_inst $end
$var wire 1 )" a $end
$var wire 1 *" b $end
$var wire 1 x sel $end
$var wire 1 +" y $end
$upscope $end
$upscope $end
$scope begin mux_loop[5] $end
$scope module mux_inst $end
$var wire 1 ," a $end
$var wire 1 -" b $end
$var wire 1 x sel $end
$var wire 1 ." y $end
$upscope $end
$upscope $end
$scope begin mux_loop[6] $end
$scope module mux_inst $end
$var wire 1 /" a $end
$var wire 1 0" b $end
$var wire 1 x sel $end
$var wire 1 1" y $end
$upscope $end
$upscope $end
$scope begin mux_loop[7] $end
$scope module mux_inst $end
$var wire 1 2" a $end
$var wire 1 3" b $end
$var wire 1 x sel $end
$var wire 1 4" y $end
$upscope $end
$upscope $end
$upscope $end
$scope module shifter $end
$var wire 1 5" select $end
$var wire 1 ? shift_out $end
$var wire 8 6" O [7:0] $end
$var wire 8 7" I [7:0] $end
$scope module m0 $end
$var wire 1 8" a $end
$var wire 1 9" b $end
$var wire 1 5" sel $end
$var wire 1 ? y $end
$upscope $end
$scope module m1 $end
$var wire 1 :" a $end
$var wire 1 ;" b $end
$var wire 1 5" sel $end
$var wire 1 <" y $end
$upscope $end
$scope module m2 $end
$var wire 1 =" a $end
$var wire 1 >" b $end
$var wire 1 5" sel $end
$var wire 1 ?" y $end
$upscope $end
$scope module m3 $end
$var wire 1 @" a $end
$var wire 1 A" b $end
$var wire 1 5" sel $end
$var wire 1 B" y $end
$upscope $end
$scope module m4 $end
$var wire 1 C" a $end
$var wire 1 D" b $end
$var wire 1 5" sel $end
$var wire 1 E" y $end
$upscope $end
$scope module m5 $end
$var wire 1 F" a $end
$var wire 1 G" b $end
$var wire 1 5" sel $end
$var wire 1 H" y $end
$upscope $end
$scope module m6 $end
$var wire 1 I" a $end
$var wire 1 J" b $end
$var wire 1 5" sel $end
$var wire 1 K" y $end
$upscope $end
$scope module m7 $end
$var wire 1 L" a $end
$var wire 1 M" b $end
$var wire 1 5" sel $end
$var wire 1 N" y $end
$upscope $end
$scope module m8 $end
$var wire 1 O" a $end
$var wire 1 P" b $end
$var wire 1 5" sel $end
$var wire 1 Q" y $end
$upscope $end
$upscope $end
$upscope $end
$scope module CMEM $end
$var wire 16 R" data_in [15:0] $end
$var wire 16 S" data_out [15:0] $end
$var wire 1 T" select $end
$var wire 6 U" write_select [5:0] $end
$var wire 6 V" read_select [5:0] $end
$var integer 32 W" i [31:0] $end
$upscope $end
$scope module DMEM $end
$var wire 8 X" data_in [7:0] $end
$var wire 8 Y" data_out [7:0] $end
$var wire 4 Z" read_select [3:0] $end
$var wire 1 [" select $end
$var wire 4 \" write_select [3:0] $end
$var integer 32 ]" i [31:0] $end
$upscope $end
$scope module REG $end
$var wire 1 ! clk $end
$var wire 8 ^" input_data [7:0] $end
$var wire 2 _" port_a_sel [1:0] $end
$var wire 2 `" port_b_sel [1:0] $end
$var wire 1 " reset $end
$var wire 1 a" write_en $end
$var wire 2 b" write_sel [1:0] $end
$var wire 8 c" reg3_out [7:0] $end
$var wire 8 d" reg2_out [7:0] $end
$var wire 8 e" reg1_out [7:0] $end
$var wire 8 f" reg0_out [7:0] $end
$var wire 8 g" port_b_data [7:0] $end
$var wire 8 h" port_a_data [7:0] $end
$scope module MUX_A $end
$var wire 2 i" sel [1:0] $end
$var wire 8 j" d [7:0] $end
$var wire 8 k" c [7:0] $end
$var wire 8 l" b [7:0] $end
$var wire 8 m" a [7:0] $end
$var reg 8 n" y [7:0] $end
$upscope $end
$scope module MUX_B $end
$var wire 2 o" sel [1:0] $end
$var wire 8 p" d [7:0] $end
$var wire 8 q" c [7:0] $end
$var wire 8 r" b [7:0] $end
$var wire 8 s" a [7:0] $end
$var reg 8 t" y [7:0] $end
$upscope $end
$scope module R0 $end
$var wire 1 ! clk $end
$var wire 8 u" in_bus [7:0] $end
$var wire 1 " reset $end
$var wire 1 v" write_en $end
$var reg 8 w" A [7:0] $end
$upscope $end
$scope module R1 $end
$var wire 1 ! clk $end
$var wire 8 x" in_bus [7:0] $end
$var wire 1 " reset $end
$var wire 1 y" write_en $end
$var reg 8 z" A [7:0] $end
$upscope $end
$scope module R2 $end
$var wire 1 ! clk $end
$var wire 8 {" in_bus [7:0] $end
$var wire 1 " reset $end
$var wire 1 |" write_en $end
$var reg 8 }" A [7:0] $end
$upscope $end
$scope module R3 $end
$var wire 1 ! clk $end
$var wire 8 ~" in_bus [7:0] $end
$var wire 1 " reset $end
$var wire 1 !# write_en $end
$var reg 8 "# A [7:0] $end
$upscope $end
$upscope $end
$scope module controls $end
$var wire 1 % zero_flag $end
$var wire 1 - overflow_flag $end
$var wire 27 ## opcode_in [26:0] $end
$var wire 23 $# opcode [22:0] $end
$var wire 1 / negative_flag $end
$var wire 18 %# control [17:0] $end
$var wire 1 2 carry_flag $end
$var wire 1 &# Y1 $end
$var wire 1 '# Y0 $end
$var wire 1 (# X1 $end
$var wire 1 )# X0 $end
$upscope $end
$scope module flag_unit $end
$var wire 1 1 carry_in $end
$var wire 1 ! clk $end
$var wire 1 . negative_in $end
$var wire 1 , overflow_in $end
$var wire 1 " rst_n $end
$var wire 1 *# write_enable $end
$var wire 1 $ zero_in $end
$var wire 1 % zero_flag $end
$var wire 1 - overflow_flag $end
$var wire 1 / negative_flag $end
$var wire 1 +# d_zero $end
$var wire 1 ,# d_overflow $end
$var wire 1 -# d_negative $end
$var wire 1 .# d_carry $end
$var wire 1 2 carry_flag $end
$scope module FF0 $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 .# d $end
$var reg 1 2 q $end
$upscope $end
$scope module FF1 $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 ,# d $end
$var reg 1 - q $end
$upscope $end
$scope module FF2 $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 -# d $end
$var reg 1 / q $end
$upscope $end
$scope module FF3 $end
$var wire 1 ! clk $end
$var wire 1 " rst_n $end
$var wire 1 +# d $end
$var reg 1 % q $end
$upscope $end
$scope module M0 $end
$var wire 1 2 a $end
$var wire 1 1 b $end
$var wire 1 *# sel $end
$var wire 1 .# y $end
$upscope $end
$scope module M1 $end
$var wire 1 - a $end
$var wire 1 , b $end
$var wire 1 *# sel $end
$var wire 1 ,# y $end
$upscope $end
$scope module M2 $end
$var wire 1 / a $end
$var wire 1 . b $end
$var wire 1 *# sel $end
$var wire 1 -# y $end
$upscope $end
$scope module M3 $end
$var wire 1 % a $end
$var wire 1 $ b $end
$var wire 1 *# sel $end
$var wire 1 +# y $end
$upscope $end
$upscope $end
$scope module opcodes $end
$var wire 8 /# A [7:0] $end
$var wire 27 0# Y [26:0] $end
$var wire 16 1# B [15:0] $end
$scope module f1 $end
$var wire 4 2# A [3:0] $end
$var wire 1 3# En $end
$var reg 16 4# Y [15:0] $end
$var integer 32 5# idx [31:0] $end
$var integer 32 6# j [31:0] $end
$upscope $end
$scope module f2 $end
$var wire 2 7# A [1:0] $end
$var wire 1 8# En $end
$var reg 4 9# Y [3:0] $end
$var integer 32 :# idx [31:0] $end
$var integer 32 ;# j [31:0] $end
$upscope $end
$scope module f3 $end
$var wire 1 <# A $end
$var wire 1 =# En $end
$var reg 2 ># Y [1:0] $end
$var integer 32 ?# idx [31:0] $end
$upscope $end
$scope module f4 $end
$var wire 2 @# A [1:0] $end
$var wire 1 A# En $end
$var reg 4 B# Y [3:0] $end
$var integer 32 C# idx [31:0] $end
$var integer 32 D# j [31:0] $end
$upscope $end
$upscope $end
$scope module pc_logic $end
$var wire 6 E# A0 [5:0] $end
$var wire 1 F# c2 $end
$var wire 1 G# c3 $end
$var wire 1 ! clk $end
$var wire 6 H# Y [5:0] $end
$var wire 6 I# B1 [5:0] $end
$var wire 6 J# B0 [5:0] $end
$var wire 6 K# B [5:0] $end
$var wire 6 L# A1 [5:0] $end
$scope module regr $end
$var wire 1 ! clk $end
$var wire 6 M# in_bus [5:0] $end
$var wire 1 G# write_en $end
$var reg 6 N# A [5:0] $end
$upscope $end
$scope module ul $end
$var wire 6 O# A0 [5:0] $end
$var wire 6 P# A1 [5:0] $end
$var wire 6 Q# Y1 [5:0] $end
$var wire 6 R# Y0 [5:0] $end
$scope module f1 $end
$var wire 6 S# a [5:0] $end
$var wire 6 T# b [5:0] $end
$var wire 6 U# sum [5:0] $end
$upscope $end
$scope module f2 $end
$var wire 6 V# a [5:0] $end
$var wire 6 W# b [5:0] $end
$var wire 6 X# sum [5:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx X#
bx W#
bx V#
bx U#
b1 T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
1G#
0F#
bx E#
bx D#
b0 C#
b0 B#
0A#
bx @#
b0 ?#
b0 >#
0=#
x<#
bx ;#
b0 :#
b0 9#
08#
bx 7#
b100 6#
bx 5#
b0 4#
13#
bx 2#
b0 1#
bx00000000000000000000000 0#
bx /#
x.#
x-#
0,#
x+#
0*#
x)#
x(#
x'#
x&#
b100 %#
b0 $#
bx00000000000000000000000 ##
bx "#
0!#
bx ~"
bx }"
0|"
bx {"
bx z"
0y"
bx x"
bx w"
0v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
b0 o"
bx n"
bx m"
bx l"
bx k"
bx j"
b0 i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
b0 b"
0a"
b0 `"
b0 _"
bx ^"
b1111 ]"
bx \"
0["
bx Z"
bx Y"
bx X"
b1000000 W"
bx V"
bx U"
0T"
bx S"
b0 R"
xQ"
xP"
0O"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
0<"
0;"
x:"
x9"
x8"
bx 7"
bx0 6"
05"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
x|
0{
bx0 z
bx y
0x
bx w
0v
0u
bx t
0s
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
0M
xL
xK
bx0 J
bx I
bx H
0G
bx F
bx E
bx D
bx C
xB
xA
bx @
x?
bx0 >
bx =
b0 <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
b0 4
b100 3
02
x1
bx00000000000000000000000 0
0/
x.
0-
0,
b0 +
b0 *
bx )
bx (
bx '
b0 &
0%
x$
b0 #
0"
1!
$end
#5000
0!
1"
#10000
1+#
1$
0-#
b0 6
b0 Y"
0.
b0 U"
b0 5
b0 ^"
b0 u"
b0 x"
b0 {"
b0 ~"
b0 Z"
b0 \"
04"
01"
0."
0+"
0("
0%"
0""
b0 :
03"
00"
0-"
0*"
0'"
0$"
0!"
b0 ;
b0 C
b0 t
b0 y
0}
0A
0r
0m
0h
0c
0^
0Y
0T
0|
0B
0p
0k
0f
0a
0\
0W
0R
b0 @
b0 I
b0 w
0O
0.#
0q
0l
0g
0b
0]
0X
0S
b0 J
0N
02"
0/"
0,"
0)"
0&"
0#"
0~
01
0L
0Q
0V
0[
0`
0e
0j
0o
0Q"
0N"
0K"
0H"
0E"
0B"
b0 >
b0 z
b0 6"
0?"
0?
b0 F
0P"
0M"
0L"
0J"
0I"
0G"
0F"
0D"
0C"
0A"
0@"
0>"
0="
0:"
09"
08"
0n
0i
0d
0_
0Z
0U
0P
0K
b0 9
b0 =
b0 E
b0 7
b0 X"
b0 (
b0 D
b0 H
b0 7"
b0 h"
b0 n"
b0 '
b0 g"
b0 t"
b0 c"
b0 j"
b0 p"
b0 "#
b0 d"
b0 k"
b0 q"
b0 }"
b0 e"
b0 l"
b0 r"
b0 z"
b0 f"
b0 m"
b0 s"
b0 w"
x%
x/
x2
1!
#15000
02
0/
0%
0!
0"
#20000
1!
#25000
0!
#30000
1!
#35000
0!
#40000
1!
#45000
0!
#50000
1!
#55000
0!
#60000
1!
#65000
0!
#70000
1!
#75000
0!
#80000
1!
#85000
0!
#90000
1!
#95000
0!
#100000
1!
#105000
0!
#110000
1!
#114000
