Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 21 22:28:52 2021
| Host         : DESKTOP-Q4GMU0O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file global_controller_timing_summary_routed.rpt -rpx global_controller_timing_summary_routed.rpx
| Design       : global_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: play_enable (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: rec_enable (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U1/count_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U1/count_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/cuenta_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/fst_cycle_reg_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/state_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: U2/U2/state_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 456 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     60.341        0.000                      0                 2853        0.044        0.000                      0                 2853        3.000        0.000                       0                   462  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_sys                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12megas    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12megas    {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12megas_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12megas_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_12megas         60.341        0.000                      0                 2853        0.221        0.000                      0                 2853       41.167        0.000                       0                   458  
  clkfbout_clk_12megas                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_12megas_1       60.352        0.000                      0                 2853        0.221        0.000                      0                 2853       41.167        0.000                       0                   458  
  clkfbout_clk_12megas_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_12megas_1  clk_out1_clk_12megas         60.341        0.000                      0                 2853        0.044        0.000                      0                 2853  
clk_out1_clk_12megas    clk_out1_clk_12megas_1       60.341        0.000                      0                 2853        0.044        0.000                      0                 2853  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas
  To Clock:  clk_out1_clk_12megas

Setup :            0  Failing Endpoints,  Worst Slack       60.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.341ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        22.355ns  (logic 1.261ns (5.641%)  route 21.094ns (94.359%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.909    21.447    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.788    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.788    
                         arrival time                         -21.447    
  -------------------------------------------------------------------
                         slack                                 60.341    

Slack (MET) :             60.485ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        22.208ns  (logic 1.261ns (5.678%)  route 20.947ns (94.322%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.762    21.301    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.786    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -21.301    
  -------------------------------------------------------------------
                         slack                                 60.485    

Slack (MET) :             60.848ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        21.842ns  (logic 1.261ns (5.773%)  route 20.581ns (94.227%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.396    20.935    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.723    82.036    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.783    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.783    
                         arrival time                         -20.935    
  -------------------------------------------------------------------
                         slack                                 60.848    

Slack (MET) :             61.292ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        21.393ns  (logic 1.261ns (5.894%)  route 20.132ns (94.106%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.947    20.485    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.777    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.777    
                         arrival time                         -20.485    
  -------------------------------------------------------------------
                         slack                                 61.292    

Slack (MET) :             61.495ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        21.184ns  (logic 1.261ns (5.953%)  route 19.923ns (94.047%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.738    20.276    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.711    82.024    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.771    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.771    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 61.495    

Slack (MET) :             61.690ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        20.995ns  (logic 1.261ns (6.006%)  route 19.734ns (93.994%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.549    20.087    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.777    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.777    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 61.690    

Slack (MET) :             62.061ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        20.629ns  (logic 1.261ns (6.113%)  route 19.368ns (93.887%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.182    19.721    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.722    82.035    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.782    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.782    
                         arrival time                         -19.721    
  -------------------------------------------------------------------
                         slack                                 62.061    

Slack (MET) :             62.515ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        20.179ns  (logic 1.261ns (6.249%)  route 18.918ns (93.751%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.733    19.272    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.786    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -19.272    
  -------------------------------------------------------------------
                         slack                                 62.515    

Slack (MET) :             62.726ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        19.970ns  (logic 1.261ns (6.314%)  route 18.709ns (93.686%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.524    19.062    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.788    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.788    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                 62.726    

Slack (MET) :             62.885ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        19.812ns  (logic 1.261ns (6.365%)  route 18.551ns (93.635%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.366    18.904    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.729    82.042    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.176    82.353    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.789    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.789    
                         arrival time                         -18.904    
  -------------------------------------------------------------------
                         slack                                 62.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U4/x_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.569    -0.595    U4/clk_out1
    SLICE_X66Y98         FDRE                                         r  U4/x_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  U4/x_0_reg[1]/Q
                         net (fo=2, routed)           0.120    -0.311    U4/x_0[1]
    SLICE_X66Y98         FDRE                                         r  U4/x_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.841    -0.832    U4/clk_out1
    SLICE_X66Y98         FDRE                                         r  U4/x_1_reg[1]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.063    -0.532    U4/x_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.222%)  route 0.170ns (47.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.568    -0.596    U2/U2/clk_out1
    SLICE_X64Y94         FDRE                                         r  U2/U2/dato2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U2/U2/dato2_reg_reg[4]/Q
                         net (fo=4, routed)           0.170    -0.285    U2/U2/dato2_reg[4]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  U2/U2/sample_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U2/U2/sample_out_next[4]
    SLICE_X63Y93         FDRE                                         r  U2/U2/sample_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U2/U2/clk_out1
    SLICE_X63Y93         FDRE                                         r  U2/U2/sample_out_reg_reg[4]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.092    -0.467    U2/U2/sample_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X64Y92         FDRE                                         r  U2/U2/dato2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  U2/U2/dato2_reg_reg[2]/Q
                         net (fo=6, routed)           0.171    -0.285    U2/U2/dato2_reg[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  U2/U2/sample_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U2/U2/sample_out_next[2]
    SLICE_X63Y92         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U2/clk_out1
    SLICE_X63Y92         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.092    -0.468    U2/U2/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.699%)  route 0.130ns (38.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  U2/U2/cuenta_reg_reg[7]/Q
                         net (fo=8, routed)           0.130    -0.304    U2/U2/cuenta_reg[7]
    SLICE_X67Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  U2/U2/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U2/U2/state_reg[0]_i_1_n_0
    SLICE_X67Y92         FDRE                                         r  U2/U2/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U2/U2/clk_out1
    SLICE_X67Y92         FDRE                                         r  U2/U2/state_reg_reg[0]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.091    -0.493    U2/U2/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 stack_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.163%)  route 0.157ns (45.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    clk_12mhz
    SLICE_X53Y99         FDRE                                         r  stack_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  stack_reg_reg[13]/Q
                         net (fo=3, routed)           0.157    -0.301    stack_reg[13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.256 r  addra_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    addra_next[13]
    SLICE_X53Y98         FDRE                                         r  addra_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X53Y98         FDRE                                         r  addra_reg_reg[13]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.091    -0.492    addra_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 stack_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.694%)  route 0.160ns (46.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    clk_12mhz
    SLICE_X59Y96         FDRE                                         r  stack_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  stack_reg_reg[9]/Q
                         net (fo=3, routed)           0.160    -0.297    stack_reg[9]
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  addra_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    addra_next[9]
    SLICE_X59Y97         FDRE                                         r  addra_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    clk_12mhz
    SLICE_X59Y97         FDRE                                         r  addra_reg_reg[9]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.092    -0.489    addra_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.726%)  route 0.188ns (50.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    clk_12mhz
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  FSM_sequential_state_reg_reg[2]/Q
                         net (fo=76, routed)          0.188    -0.270    state_reg[2]
    SLICE_X50Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X50Y95         FDRE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X50Y95         FDRE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.120    -0.466    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.741%)  route 0.182ns (46.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U3/clk_out1
    SLICE_X60Y99         FDCE                                         r  U2/U3/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  U2/U3/r_reg_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.251    U2/U3/r_reg[0]
    SLICE_X60Y98         LUT5 (Prop_lut5_I2_O)        0.048    -0.203 r  U2/U3/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    U2/U3/r_next[3]
    SLICE_X60Y98         FDCE                                         r  U2/U3/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U3/clk_out1
    SLICE_X60Y98         FDCE                                         r  U2/U3/r_reg_reg[3]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X60Y98         FDCE (Hold_fdce_C_D)         0.131    -0.450    U2/U3/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 stack_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.276ns (45.505%)  route 0.331ns (54.495%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.564    -0.600    clk_12mhz
    SLICE_X53Y94         FDRE                                         r  stack_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  stack_reg_reg[1]/Q
                         net (fo=3, routed)           0.157    -0.302    stack_reg[1]
    SLICE_X53Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.257 f  FSM_sequential_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.122    -0.135    FSM_sequential_state_reg[2]_i_4_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.090 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.051    -0.039    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.045     0.006 r  FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.006    FSM_sequential_state_reg[1]_i_1__0_n_0
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091    -0.243    FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  U2/U2/dato2_reg_reg[6]/Q
                         net (fo=3, routed)           0.175    -0.258    U2/U2/dato2_reg[6]
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.043    -0.215 r  U2/U2/dato2_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    U2/U2/dato2_next[7]
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U2/clk_out1
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[7]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.131    -0.466    U2/U2/dato2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12megas
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y12     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y5      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y14     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y33     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y17     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y20     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y20     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y31     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y36     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y15     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y93     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y96     U2/U1/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y96     U2/U1/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y93     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_120_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y92     U2/U2/cuenta_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y92     U2/U2/cuenta_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y95     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X64Y92     U2/U2/dato2_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X64Y92     U2/U2/dato2_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X64Y92     U2/U2/dato2_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y93     U2/U2/cuenta_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y93     U2/U2/cuenta_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y93     U2/U2/cuenta_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y93     U2/U2/cuenta_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12megas
  To Clock:  clkfbout_clk_12megas

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12megas
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas_1
  To Clock:  clk_out1_clk_12megas_1

Setup :            0  Failing Endpoints,  Worst Slack       60.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.352ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        22.355ns  (logic 1.261ns (5.641%)  route 21.094ns (94.359%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.909    21.447    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.166    82.363    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.799    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                         -21.447    
  -------------------------------------------------------------------
                         slack                                 60.352    

Slack (MET) :             60.496ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        22.208ns  (logic 1.261ns (5.678%)  route 20.947ns (94.322%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.762    21.301    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.166    82.361    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.797    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -21.301    
  -------------------------------------------------------------------
                         slack                                 60.496    

Slack (MET) :             60.859ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        21.842ns  (logic 1.261ns (5.773%)  route 20.581ns (94.227%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.396    20.935    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.723    82.036    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.166    82.358    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.794    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.794    
                         arrival time                         -20.935    
  -------------------------------------------------------------------
                         slack                                 60.859    

Slack (MET) :             61.303ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        21.393ns  (logic 1.261ns (5.894%)  route 20.132ns (94.106%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.947    20.485    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.166    82.352    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.788    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.788    
                         arrival time                         -20.485    
  -------------------------------------------------------------------
                         slack                                 61.303    

Slack (MET) :             61.506ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        21.184ns  (logic 1.261ns (5.953%)  route 19.923ns (94.047%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.738    20.276    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.711    82.024    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.166    82.346    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.782    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.782    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 61.506    

Slack (MET) :             61.701ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        20.995ns  (logic 1.261ns (6.006%)  route 19.734ns (93.994%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.549    20.087    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.166    82.352    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.788    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.788    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 61.701    

Slack (MET) :             62.072ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        20.629ns  (logic 1.261ns (6.113%)  route 19.368ns (93.887%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.182    19.721    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.722    82.035    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.166    82.357    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.793    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.793    
                         arrival time                         -19.721    
  -------------------------------------------------------------------
                         slack                                 62.072    

Slack (MET) :             62.526ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        20.179ns  (logic 1.261ns (6.249%)  route 18.918ns (93.751%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.733    19.272    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.166    82.361    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.797    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -19.272    
  -------------------------------------------------------------------
                         slack                                 62.526    

Slack (MET) :             62.737ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        19.970ns  (logic 1.261ns (6.314%)  route 18.709ns (93.686%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.524    19.062    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.166    82.363    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.799    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.799    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                 62.737    

Slack (MET) :             62.896ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        19.812ns  (logic 1.261ns (6.365%)  route 18.551ns (93.635%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.366    18.904    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.729    82.042    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.166    82.364    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.800    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.800    
                         arrival time                         -18.904    
  -------------------------------------------------------------------
                         slack                                 62.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U4/x_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.569    -0.595    U4/clk_out1
    SLICE_X66Y98         FDRE                                         r  U4/x_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  U4/x_0_reg[1]/Q
                         net (fo=2, routed)           0.120    -0.311    U4/x_0[1]
    SLICE_X66Y98         FDRE                                         r  U4/x_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.841    -0.832    U4/clk_out1
    SLICE_X66Y98         FDRE                                         r  U4/x_1_reg[1]/C
                         clock pessimism              0.237    -0.595    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.063    -0.532    U4/x_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.222%)  route 0.170ns (47.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.568    -0.596    U2/U2/clk_out1
    SLICE_X64Y94         FDRE                                         r  U2/U2/dato2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U2/U2/dato2_reg_reg[4]/Q
                         net (fo=4, routed)           0.170    -0.285    U2/U2/dato2_reg[4]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  U2/U2/sample_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U2/U2/sample_out_next[4]
    SLICE_X63Y93         FDRE                                         r  U2/U2/sample_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U2/U2/clk_out1
    SLICE_X63Y93         FDRE                                         r  U2/U2/sample_out_reg_reg[4]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.092    -0.467    U2/U2/sample_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X64Y92         FDRE                                         r  U2/U2/dato2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  U2/U2/dato2_reg_reg[2]/Q
                         net (fo=6, routed)           0.171    -0.285    U2/U2/dato2_reg[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  U2/U2/sample_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U2/U2/sample_out_next[2]
    SLICE_X63Y92         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U2/clk_out1
    SLICE_X63Y92         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.092    -0.468    U2/U2/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.699%)  route 0.130ns (38.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  U2/U2/cuenta_reg_reg[7]/Q
                         net (fo=8, routed)           0.130    -0.304    U2/U2/cuenta_reg[7]
    SLICE_X67Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  U2/U2/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U2/U2/state_reg[0]_i_1_n_0
    SLICE_X67Y92         FDRE                                         r  U2/U2/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U2/U2/clk_out1
    SLICE_X67Y92         FDRE                                         r  U2/U2/state_reg_reg[0]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.091    -0.493    U2/U2/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 stack_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.163%)  route 0.157ns (45.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    clk_12mhz
    SLICE_X53Y99         FDRE                                         r  stack_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  stack_reg_reg[13]/Q
                         net (fo=3, routed)           0.157    -0.301    stack_reg[13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.256 r  addra_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    addra_next[13]
    SLICE_X53Y98         FDRE                                         r  addra_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X53Y98         FDRE                                         r  addra_reg_reg[13]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.091    -0.492    addra_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 stack_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.694%)  route 0.160ns (46.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    clk_12mhz
    SLICE_X59Y96         FDRE                                         r  stack_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  stack_reg_reg[9]/Q
                         net (fo=3, routed)           0.160    -0.297    stack_reg[9]
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  addra_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    addra_next[9]
    SLICE_X59Y97         FDRE                                         r  addra_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    clk_12mhz
    SLICE_X59Y97         FDRE                                         r  addra_reg_reg[9]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.092    -0.489    addra_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.726%)  route 0.188ns (50.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    clk_12mhz
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  FSM_sequential_state_reg_reg[2]/Q
                         net (fo=76, routed)          0.188    -0.270    state_reg[2]
    SLICE_X50Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X50Y95         FDRE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X50Y95         FDRE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.120    -0.466    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.741%)  route 0.182ns (46.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U3/clk_out1
    SLICE_X60Y99         FDCE                                         r  U2/U3/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  U2/U3/r_reg_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.251    U2/U3/r_reg[0]
    SLICE_X60Y98         LUT5 (Prop_lut5_I2_O)        0.048    -0.203 r  U2/U3/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    U2/U3/r_next[3]
    SLICE_X60Y98         FDCE                                         r  U2/U3/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U3/clk_out1
    SLICE_X60Y98         FDCE                                         r  U2/U3/r_reg_reg[3]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X60Y98         FDCE (Hold_fdce_C_D)         0.131    -0.450    U2/U3/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 stack_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.276ns (45.505%)  route 0.331ns (54.495%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.564    -0.600    clk_12mhz
    SLICE_X53Y94         FDRE                                         r  stack_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  stack_reg_reg[1]/Q
                         net (fo=3, routed)           0.157    -0.302    stack_reg[1]
    SLICE_X53Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.257 f  FSM_sequential_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.122    -0.135    FSM_sequential_state_reg[2]_i_4_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.090 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.051    -0.039    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.045     0.006 r  FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.006    FSM_sequential_state_reg[1]_i_1__0_n_0
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091    -0.243    FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  U2/U2/dato2_reg_reg[6]/Q
                         net (fo=3, routed)           0.175    -0.258    U2/U2/dato2_reg[6]
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.043    -0.215 r  U2/U2/dato2_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    U2/U2/dato2_next[7]
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U2/clk_out1
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[7]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.131    -0.466    U2/U2/dato2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12megas_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y12     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y5      U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y14     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y33     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y17     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y20     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y20     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y31     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y36     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y15     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y93     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y96     U2/U1/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y96     U2/U1/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X58Y93     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_120_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y92     U2/U2/cuenta_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y92     U2/U2/cuenta_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X55Y95     U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X64Y92     U2/U2/dato2_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X64Y92     U2/U2/dato2_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X64Y92     U2/U2/dato2_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y94     U2/U2/cuenta_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y93     U2/U2/cuenta_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y93     U2/U2/cuenta_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y93     U2/U2/cuenta_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X66Y93     U2/U2/cuenta_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12megas_1
  To Clock:  clkfbout_clk_12megas_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12megas_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas_1
  To Clock:  clk_out1_clk_12megas

Setup :            0  Failing Endpoints,  Worst Slack       60.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.341ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        22.355ns  (logic 1.261ns (5.641%)  route 21.094ns (94.359%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.909    21.447    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.788    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.788    
                         arrival time                         -21.447    
  -------------------------------------------------------------------
                         slack                                 60.341    

Slack (MET) :             60.485ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        22.208ns  (logic 1.261ns (5.678%)  route 20.947ns (94.322%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.762    21.301    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.786    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -21.301    
  -------------------------------------------------------------------
                         slack                                 60.485    

Slack (MET) :             60.848ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        21.842ns  (logic 1.261ns (5.773%)  route 20.581ns (94.227%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.396    20.935    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.723    82.036    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.783    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.783    
                         arrival time                         -20.935    
  -------------------------------------------------------------------
                         slack                                 60.848    

Slack (MET) :             61.292ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        21.393ns  (logic 1.261ns (5.894%)  route 20.132ns (94.106%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.947    20.485    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.777    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.777    
                         arrival time                         -20.485    
  -------------------------------------------------------------------
                         slack                                 61.292    

Slack (MET) :             61.495ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        21.184ns  (logic 1.261ns (5.953%)  route 19.923ns (94.047%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.738    20.276    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.711    82.024    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.771    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.771    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 61.495    

Slack (MET) :             61.690ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        20.995ns  (logic 1.261ns (6.006%)  route 19.734ns (93.994%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.549    20.087    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.777    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.777    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 61.690    

Slack (MET) :             62.061ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        20.629ns  (logic 1.261ns (6.113%)  route 19.368ns (93.887%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.182    19.721    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.722    82.035    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.782    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.782    
                         arrival time                         -19.721    
  -------------------------------------------------------------------
                         slack                                 62.061    

Slack (MET) :             62.515ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        20.179ns  (logic 1.261ns (6.249%)  route 18.918ns (93.751%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.733    19.272    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.786    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -19.272    
  -------------------------------------------------------------------
                         slack                                 62.515    

Slack (MET) :             62.726ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        19.970ns  (logic 1.261ns (6.314%)  route 18.709ns (93.686%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.524    19.062    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.788    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.788    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                 62.726    

Slack (MET) :             62.885ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas rise@83.333ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        19.812ns  (logic 1.261ns (6.365%)  route 18.551ns (93.635%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.366    18.904    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.729    82.042    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.176    82.353    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.789    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.789    
                         arrival time                         -18.904    
  -------------------------------------------------------------------
                         slack                                 62.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U4/x_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.569    -0.595    U4/clk_out1
    SLICE_X66Y98         FDRE                                         r  U4/x_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  U4/x_0_reg[1]/Q
                         net (fo=2, routed)           0.120    -0.311    U4/x_0[1]
    SLICE_X66Y98         FDRE                                         r  U4/x_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.841    -0.832    U4/clk_out1
    SLICE_X66Y98         FDRE                                         r  U4/x_1_reg[1]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.063    -0.356    U4/x_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.222%)  route 0.170ns (47.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.568    -0.596    U2/U2/clk_out1
    SLICE_X64Y94         FDRE                                         r  U2/U2/dato2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U2/U2/dato2_reg_reg[4]/Q
                         net (fo=4, routed)           0.170    -0.285    U2/U2/dato2_reg[4]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  U2/U2/sample_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U2/U2/sample_out_next[4]
    SLICE_X63Y93         FDRE                                         r  U2/U2/sample_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U2/U2/clk_out1
    SLICE_X63Y93         FDRE                                         r  U2/U2/sample_out_reg_reg[4]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.092    -0.291    U2/U2/sample_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X64Y92         FDRE                                         r  U2/U2/dato2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  U2/U2/dato2_reg_reg[2]/Q
                         net (fo=6, routed)           0.171    -0.285    U2/U2/dato2_reg[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  U2/U2/sample_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U2/U2/sample_out_next[2]
    SLICE_X63Y92         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U2/clk_out1
    SLICE_X63Y92         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.092    -0.292    U2/U2/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.699%)  route 0.130ns (38.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  U2/U2/cuenta_reg_reg[7]/Q
                         net (fo=8, routed)           0.130    -0.304    U2/U2/cuenta_reg[7]
    SLICE_X67Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  U2/U2/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U2/U2/state_reg[0]_i_1_n_0
    SLICE_X67Y92         FDRE                                         r  U2/U2/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U2/U2/clk_out1
    SLICE_X67Y92         FDRE                                         r  U2/U2/state_reg_reg[0]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.091    -0.317    U2/U2/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 stack_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.163%)  route 0.157ns (45.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    clk_12mhz
    SLICE_X53Y99         FDRE                                         r  stack_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  stack_reg_reg[13]/Q
                         net (fo=3, routed)           0.157    -0.301    stack_reg[13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.256 r  addra_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    addra_next[13]
    SLICE_X53Y98         FDRE                                         r  addra_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X53Y98         FDRE                                         r  addra_reg_reg[13]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.091    -0.316    addra_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 stack_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.694%)  route 0.160ns (46.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    clk_12mhz
    SLICE_X59Y96         FDRE                                         r  stack_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  stack_reg_reg[9]/Q
                         net (fo=3, routed)           0.160    -0.297    stack_reg[9]
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  addra_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    addra_next[9]
    SLICE_X59Y97         FDRE                                         r  addra_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    clk_12mhz
    SLICE_X59Y97         FDRE                                         r  addra_reg_reg[9]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.092    -0.313    addra_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.726%)  route 0.188ns (50.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    clk_12mhz
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  FSM_sequential_state_reg_reg[2]/Q
                         net (fo=76, routed)          0.188    -0.270    state_reg[2]
    SLICE_X50Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X50Y95         FDRE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X50Y95         FDRE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.120    -0.290    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.741%)  route 0.182ns (46.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U3/clk_out1
    SLICE_X60Y99         FDCE                                         r  U2/U3/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  U2/U3/r_reg_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.251    U2/U3/r_reg[0]
    SLICE_X60Y98         LUT5 (Prop_lut5_I2_O)        0.048    -0.203 r  U2/U3/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    U2/U3/r_next[3]
    SLICE_X60Y98         FDCE                                         r  U2/U3/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U3/clk_out1
    SLICE_X60Y98         FDCE                                         r  U2/U3/r_reg_reg[3]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X60Y98         FDCE (Hold_fdce_C_D)         0.131    -0.274    U2/U3/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 stack_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.276ns (45.505%)  route 0.331ns (54.495%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.564    -0.600    clk_12mhz
    SLICE_X53Y94         FDRE                                         r  stack_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  stack_reg_reg[1]/Q
                         net (fo=3, routed)           0.157    -0.302    stack_reg[1]
    SLICE_X53Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.257 f  FSM_sequential_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.122    -0.135    FSM_sequential_state_reg[2]_i_4_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.090 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.051    -0.039    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.045     0.006 r  FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.006    FSM_sequential_state_reg[1]_i_1__0_n_0
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.504    -0.334    
                         clock uncertainty            0.176    -0.158    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091    -0.067    FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas rise@0.000ns - clk_out1_clk_12megas_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  U2/U2/dato2_reg_reg[6]/Q
                         net (fo=3, routed)           0.175    -0.258    U2/U2/dato2_reg[6]
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.043    -0.215 r  U2/U2/dato2_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    U2/U2/dato2_next[7]
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U2/clk_out1
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[7]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.131    -0.290    U2/U2/dato2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12megas
  To Clock:  clk_out1_clk_12megas_1

Setup :            0  Failing Endpoints,  Worst Slack       60.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.341ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        22.355ns  (logic 1.261ns (5.641%)  route 21.094ns (94.359%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.909    21.447    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.788    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.788    
                         arrival time                         -21.447    
  -------------------------------------------------------------------
                         slack                                 60.341    

Slack (MET) :             60.485ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        22.208ns  (logic 1.261ns (5.678%)  route 20.947ns (94.322%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.762    21.301    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.786    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -21.301    
  -------------------------------------------------------------------
                         slack                                 60.485    

Slack (MET) :             60.848ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        21.842ns  (logic 1.261ns (5.773%)  route 20.581ns (94.227%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 82.036 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        16.396    20.935    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.723    82.036    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.524    
                         clock uncertainty           -0.176    82.347    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.783    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.783    
                         arrival time                         -20.935    
  -------------------------------------------------------------------
                         slack                                 60.848    

Slack (MET) :             61.292ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        21.393ns  (logic 1.261ns (5.894%)  route 20.132ns (94.106%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.947    20.485    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.777    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.777    
                         arrival time                         -20.485    
  -------------------------------------------------------------------
                         slack                                 61.292    

Slack (MET) :             61.495ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        21.184ns  (logic 1.261ns (5.953%)  route 19.923ns (94.047%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 82.024 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.738    20.276    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.711    82.024    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.512    
                         clock uncertainty           -0.176    82.335    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.771    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.771    
                         arrival time                         -20.276    
  -------------------------------------------------------------------
                         slack                                 61.495    

Slack (MET) :             61.690ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        20.995ns  (logic 1.261ns (6.006%)  route 19.734ns (93.994%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 82.030 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.549    20.087    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.717    82.030    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.518    
                         clock uncertainty           -0.176    82.341    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.777    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.777    
                         arrival time                         -20.087    
  -------------------------------------------------------------------
                         slack                                 61.690    

Slack (MET) :             62.061ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        20.629ns  (logic 1.261ns (6.113%)  route 19.368ns (93.887%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 82.035 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        15.182    19.721    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.722    82.035    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.523    
                         clock uncertainty           -0.176    82.346    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.782    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.782    
                         arrival time                         -19.721    
  -------------------------------------------------------------------
                         slack                                 62.061    

Slack (MET) :             62.515ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        20.179ns  (logic 1.261ns (6.249%)  route 18.918ns (93.751%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.733    19.272    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.726    82.039    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.527    
                         clock uncertainty           -0.176    82.350    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.786    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.786    
                         arrival time                         -19.272    
  -------------------------------------------------------------------
                         slack                                 62.515    

Slack (MET) :             62.726ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        19.970ns  (logic 1.261ns (6.314%)  route 18.709ns (93.686%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.524    19.062    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.728    82.041    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.529    
                         clock uncertainty           -0.176    82.352    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.788    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.788    
                         arrival time                         -19.062    
  -------------------------------------------------------------------
                         slack                                 62.726    

Slack (MET) :             62.885ns  (required time - arrival time)
  Source:                 U2/U2/cuenta_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12megas_1 rise@83.333ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        19.812ns  (logic 1.261ns (6.365%)  route 18.551ns (93.635%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 82.042 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.632    -0.908    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.478    -0.430 f  U2/U2/cuenta_reg_reg[4]/Q
                         net (fo=12, routed)          1.093     0.663    U2/U2/cuenta_reg[4]
    SLICE_X67Y94         LUT5 (Prop_lut5_I0_O)        0.295     0.958 r  U2/U2/cuenta_reg[5]_i_5/O
                         net (fo=1, routed)           0.806     1.764    U2/U2/cuenta_reg[5]_i_5_n_0
    SLICE_X67Y93         LUT6 (Prop_lut6_I4_O)        0.124     1.888 f  U2/U2/cuenta_reg[5]_i_1/O
                         net (fo=2, routed)           0.651     2.539    U2/U2/cuenta_reg[5]_i_1_n_0
    SLICE_X66Y93         LUT6 (Prop_lut6_I1_O)        0.124     2.663 r  U2/U2/dato1_reg[7]_i_3/O
                         net (fo=11, routed)          0.768     3.432    U2/U2/dato1_reg[7]_i_3_n_0
    SLICE_X63Y94         LUT6 (Prop_lut6_I2_O)        0.124     3.556 r  U2/U2/U3_i_11/O
                         net (fo=4, routed)           0.867     4.422    U2/U2/U3_i_11_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.116     4.538 r  U2/U2/U3_i_1/O
                         net (fo=142, routed)        14.366    18.904    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_sys (IN)
                         net (fo=0)                   0.000    83.333    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         1.729    82.042    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.530    
                         clock uncertainty           -0.176    82.353    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    81.789    U3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.789    
                         arrival time                         -18.904    
  -------------------------------------------------------------------
                         slack                                 62.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U4/x_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U4/x_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.771%)  route 0.120ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.569    -0.595    U4/clk_out1
    SLICE_X66Y98         FDRE                                         r  U4/x_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  U4/x_0_reg[1]/Q
                         net (fo=2, routed)           0.120    -0.311    U4/x_0[1]
    SLICE_X66Y98         FDRE                                         r  U4/x_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.841    -0.832    U4/clk_out1
    SLICE_X66Y98         FDRE                                         r  U4/x_1_reg[1]/C
                         clock pessimism              0.237    -0.595    
                         clock uncertainty            0.176    -0.419    
    SLICE_X66Y98         FDRE (Hold_fdre_C_D)         0.063    -0.356    U4/x_1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.222%)  route 0.170ns (47.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.568    -0.596    U2/U2/clk_out1
    SLICE_X64Y94         FDRE                                         r  U2/U2/dato2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  U2/U2/dato2_reg_reg[4]/Q
                         net (fo=4, routed)           0.170    -0.285    U2/U2/dato2_reg[4]
    SLICE_X63Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  U2/U2/sample_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U2/U2/sample_out_next[4]
    SLICE_X63Y93         FDRE                                         r  U2/U2/sample_out_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U2/U2/clk_out1
    SLICE_X63Y93         FDRE                                         r  U2/U2/sample_out_reg_reg[4]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.092    -0.291    U2/U2/sample_out_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/sample_out_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X64Y92         FDRE                                         r  U2/U2/dato2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  U2/U2/dato2_reg_reg[2]/Q
                         net (fo=6, routed)           0.171    -0.285    U2/U2/dato2_reg[2]
    SLICE_X63Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.240 r  U2/U2/sample_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U2/U2/sample_out_next[2]
    SLICE_X63Y92         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U2/clk_out1
    SLICE_X63Y92         FDRE                                         r  U2/U2/sample_out_reg_reg[2]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X63Y92         FDRE (Hold_fdre_C_D)         0.092    -0.292    U2/U2/sample_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U2/U2/cuenta_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.699%)  route 0.130ns (38.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X66Y92         FDRE                                         r  U2/U2/cuenta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 f  U2/U2/cuenta_reg_reg[7]/Q
                         net (fo=8, routed)           0.130    -0.304    U2/U2/cuenta_reg[7]
    SLICE_X67Y92         LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  U2/U2/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    U2/U2/state_reg[0]_i_1_n_0
    SLICE_X67Y92         FDRE                                         r  U2/U2/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.839    -0.834    U2/U2/clk_out1
    SLICE_X67Y92         FDRE                                         r  U2/U2/state_reg_reg[0]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.176    -0.408    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.091    -0.317    U2/U2/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 stack_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.163%)  route 0.157ns (45.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    clk_12mhz
    SLICE_X53Y99         FDRE                                         r  stack_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  stack_reg_reg[13]/Q
                         net (fo=3, routed)           0.157    -0.301    stack_reg[13]
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.256 r  addra_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    addra_next[13]
    SLICE_X53Y98         FDRE                                         r  addra_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X53Y98         FDRE                                         r  addra_reg_reg[13]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.176    -0.407    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.091    -0.316    addra_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 stack_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            addra_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.694%)  route 0.160ns (46.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.566    -0.598    clk_12mhz
    SLICE_X59Y96         FDRE                                         r  stack_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  stack_reg_reg[9]/Q
                         net (fo=3, routed)           0.160    -0.297    stack_reg[9]
    SLICE_X59Y97         LUT6 (Prop_lut6_I4_O)        0.045    -0.252 r  addra_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    addra_next[9]
    SLICE_X59Y97         FDRE                                         r  addra_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    clk_12mhz
    SLICE_X59Y97         FDRE                                         r  addra_reg_reg[9]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X59Y97         FDRE (Hold_fdre_C_D)         0.092    -0.313    addra_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.726%)  route 0.188ns (50.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.565    -0.599    clk_12mhz
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  FSM_sequential_state_reg_reg[2]/Q
                         net (fo=76, routed)          0.188    -0.270    state_reg[2]
    SLICE_X50Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.225 r  FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    FSM_sequential_state_reg[0]_i_1__0_n_0
    SLICE_X50Y95         FDRE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X50Y95         FDRE                                         r  FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.176    -0.410    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.120    -0.290    FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U2/U3/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U3/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.741%)  route 0.182ns (46.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U3/clk_out1
    SLICE_X60Y99         FDCE                                         r  U2/U3/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  U2/U3/r_reg_reg[0]/Q
                         net (fo=10, routed)          0.182    -0.251    U2/U3/r_reg[0]
    SLICE_X60Y98         LUT5 (Prop_lut5_I2_O)        0.048    -0.203 r  U2/U3/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    U2/U3/r_next[3]
    SLICE_X60Y98         FDCE                                         r  U2/U3/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U3/clk_out1
    SLICE_X60Y98         FDCE                                         r  U2/U3/r_reg_reg[3]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.176    -0.405    
    SLICE_X60Y98         FDCE (Hold_fdce_C_D)         0.131    -0.274    U2/U3/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 stack_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.276ns (45.505%)  route 0.331ns (54.495%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.564    -0.600    clk_12mhz
    SLICE_X53Y94         FDRE                                         r  stack_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  stack_reg_reg[1]/Q
                         net (fo=3, routed)           0.157    -0.302    stack_reg[1]
    SLICE_X53Y95         LUT5 (Prop_lut5_I1_O)        0.045    -0.257 f  FSM_sequential_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.122    -0.135    FSM_sequential_state_reg[2]_i_4_n_0
    SLICE_X51Y95         LUT6 (Prop_lut6_I3_O)        0.045    -0.090 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.051    -0.039    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.045     0.006 r  FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.006    FSM_sequential_state_reg[1]_i_1__0_n_0
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.835    -0.838    clk_12mhz
    SLICE_X51Y95         FDRE                                         r  FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.504    -0.334    
                         clock uncertainty            0.176    -0.158    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091    -0.067    FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U2/U2/dato2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U2/U2/dato2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12megas_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12megas_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12megas_1 rise@0.000ns - clk_out1_clk_12megas rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12megas rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.567    -0.597    U2/U2/clk_out1
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  U2/U2/dato2_reg_reg[6]/Q
                         net (fo=3, routed)           0.175    -0.258    U2/U2/dato2_reg[6]
    SLICE_X62Y92         LUT4 (Prop_lut4_I0_O)        0.043    -0.215 r  U2/U2/dato2_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.215    U2/U2/dato2_next[7]
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12megas_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_12megas
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_12megas
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=456, routed)         0.838    -0.835    U2/U2/clk_out1
    SLICE_X62Y92         FDRE                                         r  U2/U2/dato2_reg_reg[7]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.176    -0.421    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.131    -0.290    U2/U2/dato2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.075    





