Classic Timing Analyzer report for FourRegister
Tue Jun 28 23:06:53 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+-------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                             ; To                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.328 ns    ; data[2]                                                          ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] ; --         ; g3       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.372 ns   ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] ; R1[3]                                                            ; g1         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.192 ns    ; data[7]                                                          ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] ; --         ; g3       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                                  ;                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------------------------------------------------------+------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C50F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; g0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; g1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; g2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; g3              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                       ;
+-------+--------------+------------+---------+------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                               ; To Clock ;
+-------+--------------+------------+---------+------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.328 ns   ; data[2] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] ; g3       ;
; N/A   ; None         ; 5.135 ns   ; data[2] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[2]  ; g0       ;
; N/A   ; None         ; 4.990 ns   ; data[6] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] ; g3       ;
; N/A   ; None         ; 4.646 ns   ; data[5] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[5] ; g3       ;
; N/A   ; None         ; 4.440 ns   ; data[6] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[6]  ; g0       ;
; N/A   ; None         ; 4.434 ns   ; data[6] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[6] ; g2       ;
; N/A   ; None         ; 4.417 ns   ; data[1] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[1] ; g3       ;
; N/A   ; None         ; 4.384 ns   ; data[3] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] ; g1       ;
; N/A   ; None         ; 4.313 ns   ; data[6] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[6] ; g1       ;
; N/A   ; None         ; 4.311 ns   ; data[0] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[0] ; g2       ;
; N/A   ; None         ; 4.304 ns   ; data[3] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[3]  ; g0       ;
; N/A   ; None         ; 4.304 ns   ; data[3] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[3] ; g2       ;
; N/A   ; None         ; 4.297 ns   ; data[4] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] ; g2       ;
; N/A   ; None         ; 4.284 ns   ; data[3] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] ; g3       ;
; N/A   ; None         ; 4.282 ns   ; data[0] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[0]  ; g0       ;
; N/A   ; None         ; 4.264 ns   ; data[4] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[4]  ; g0       ;
; N/A   ; None         ; 4.246 ns   ; data[1] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[1] ; g2       ;
; N/A   ; None         ; 4.205 ns   ; data[1] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[1]  ; g0       ;
; N/A   ; None         ; 4.204 ns   ; data[0] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] ; g1       ;
; N/A   ; None         ; 4.165 ns   ; data[0] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[0] ; g3       ;
; N/A   ; None         ; 4.155 ns   ; data[4] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[4] ; g1       ;
; N/A   ; None         ; 4.130 ns   ; data[5] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[5] ; g1       ;
; N/A   ; None         ; 4.127 ns   ; data[2] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[2] ; g2       ;
; N/A   ; None         ; 4.123 ns   ; data[2] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[2] ; g1       ;
; N/A   ; None         ; 4.103 ns   ; data[1] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[1] ; g1       ;
; N/A   ; None         ; 4.052 ns   ; data[4] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[4] ; g3       ;
; N/A   ; None         ; 4.044 ns   ; data[5] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[5]  ; g0       ;
; N/A   ; None         ; 3.930 ns   ; data[5] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[5] ; g2       ;
; N/A   ; None         ; 0.916 ns   ; data[7] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[7] ; g1       ;
; N/A   ; None         ; 0.707 ns   ; data[7] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[7] ; g2       ;
; N/A   ; None         ; 0.702 ns   ; data[7] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[7]  ; g0       ;
; N/A   ; None         ; 0.476 ns   ; data[7] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] ; g3       ;
+-------+--------------+------------+---------+------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                       ;
+-------+--------------+------------+------------------------------------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                                                             ; To    ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------+-------+------------+
; N/A   ; None         ; 10.372 ns  ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] ; R1[3] ; g1         ;
; N/A   ; None         ; 10.198 ns  ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[5]  ; R0[5] ; g0         ;
; N/A   ; None         ; 9.716 ns   ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] ; R3[7] ; g3         ;
; N/A   ; None         ; 9.526 ns   ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[1] ; R1[1] ; g1         ;
; N/A   ; None         ; 9.340 ns   ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[6]  ; R0[6] ; g0         ;
; N/A   ; None         ; 9.332 ns   ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[6] ; R1[6] ; g1         ;
; N/A   ; None         ; 9.317 ns   ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] ; R1[0] ; g1         ;
; N/A   ; None         ; 8.407 ns   ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] ; R2[4] ; g2         ;
; N/A   ; None         ; 7.548 ns   ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[0] ; R3[0] ; g3         ;
; N/A   ; None         ; 7.314 ns   ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[2]  ; R0[2] ; g0         ;
; N/A   ; None         ; 7.062 ns   ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[5] ; R2[5] ; g2         ;
; N/A   ; None         ; 6.607 ns   ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[7]  ; R0[7] ; g0         ;
; N/A   ; None         ; 6.468 ns   ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[7] ; R1[7] ; g1         ;
; N/A   ; None         ; 6.442 ns   ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[3] ; R2[3] ; g2         ;
; N/A   ; None         ; 6.441 ns   ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[5] ; R1[5] ; g1         ;
; N/A   ; None         ; 6.423 ns   ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[2] ; R1[2] ; g1         ;
; N/A   ; None         ; 6.359 ns   ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[6] ; R2[6] ; g2         ;
; N/A   ; None         ; 6.358 ns   ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] ; R3[6] ; g3         ;
; N/A   ; None         ; 6.345 ns   ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[1] ; R3[1] ; g3         ;
; N/A   ; None         ; 6.336 ns   ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] ; R3[2] ; g3         ;
; N/A   ; None         ; 6.332 ns   ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[0]  ; R0[0] ; g0         ;
; N/A   ; None         ; 6.310 ns   ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[0] ; R2[0] ; g2         ;
; N/A   ; None         ; 6.274 ns   ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[4] ; R3[4] ; g3         ;
; N/A   ; None         ; 6.233 ns   ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[4] ; R1[4] ; g1         ;
; N/A   ; None         ; 6.216 ns   ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[2] ; R2[2] ; g2         ;
; N/A   ; None         ; 6.190 ns   ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[4]  ; R0[4] ; g0         ;
; N/A   ; None         ; 6.161 ns   ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[3]  ; R0[3] ; g0         ;
; N/A   ; None         ; 6.141 ns   ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] ; R3[3] ; g3         ;
; N/A   ; None         ; 6.136 ns   ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[5] ; R3[5] ; g3         ;
; N/A   ; None         ; 6.123 ns   ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[7] ; R2[7] ; g2         ;
; N/A   ; None         ; 6.109 ns   ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[1]  ; R0[1] ; g0         ;
; N/A   ; None         ; 6.099 ns   ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[1] ; R2[1] ; g2         ;
+-------+--------------+------------+------------------------------------------------------------------+-------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                              ;
+---------------+-------------+-----------+---------+------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                               ; To Clock ;
+---------------+-------------+-----------+---------+------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.192 ns  ; data[7] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] ; g3       ;
; N/A           ; None        ; 0.116 ns  ; data[7] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[7]  ; g0       ;
; N/A           ; None        ; 0.113 ns  ; data[7] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[7] ; g2       ;
; N/A           ; None        ; 0.070 ns  ; data[7] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[7] ; g1       ;
; N/A           ; None        ; -3.242 ns ; data[5] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[5] ; g1       ;
; N/A           ; None        ; -3.255 ns ; data[5] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[5] ; g2       ;
; N/A           ; None        ; -3.340 ns ; data[0] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[0] ; g3       ;
; N/A           ; None        ; -3.358 ns ; data[5] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[5]  ; g0       ;
; N/A           ; None        ; -3.378 ns ; data[4] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[4] ; g3       ;
; N/A           ; None        ; -3.421 ns ; data[1] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[1] ; g2       ;
; N/A           ; None        ; -3.428 ns ; data[1] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[1] ; g1       ;
; N/A           ; None        ; -3.434 ns ; data[3] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] ; g1       ;
; N/A           ; None        ; -3.439 ns ; data[4] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[4]  ; g0       ;
; N/A           ; None        ; -3.449 ns ; data[2] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[2] ; g1       ;
; N/A           ; None        ; -3.457 ns ; data[0] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[0]  ; g0       ;
; N/A           ; None        ; -3.459 ns ; data[2] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[2] ; g2       ;
; N/A           ; None        ; -3.477 ns ; data[4] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[4] ; g1       ;
; N/A           ; None        ; -3.486 ns ; data[0] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[0] ; g2       ;
; N/A           ; None        ; -3.529 ns ; data[1] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[1]  ; g0       ;
; N/A           ; None        ; -3.536 ns ; data[0] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] ; g1       ;
; N/A           ; None        ; -3.601 ns ; data[3] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] ; g3       ;
; N/A           ; None        ; -3.614 ns ; data[4] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] ; g2       ;
; N/A           ; None        ; -3.615 ns ; data[6] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[6]  ; g0       ;
; N/A           ; None        ; -3.618 ns ; data[3] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[3]  ; g0       ;
; N/A           ; None        ; -3.618 ns ; data[3] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[3] ; g2       ;
; N/A           ; None        ; -3.635 ns ; data[6] ; lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[6] ; g1       ;
; N/A           ; None        ; -3.734 ns ; data[1] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[1] ; g3       ;
; N/A           ; None        ; -3.751 ns ; data[6] ; lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[6] ; g2       ;
; N/A           ; None        ; -3.828 ns ; data[5] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[5] ; g3       ;
; N/A           ; None        ; -4.166 ns ; data[6] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] ; g3       ;
; N/A           ; None        ; -4.243 ns ; data[2] ; lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[2]  ; g0       ;
; N/A           ; None        ; -4.504 ns ; data[2] ; lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] ; g3       ;
+---------------+-------------+-----------+---------+------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Jun 28 23:06:53 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FourRegister -c FourRegister --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "g0" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "g1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "g2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "g3" is a latch enable. Will not compute fmax for this pin.
Info: tsu for register "lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2]" (data pin = "data[2]", clock pin = "g3") is 5.328 ns
    Info: + Longest pin to register delay is 7.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C11; Fanout = 4; PIN Node = 'data[2]'
        Info: 2: + IC(5.992 ns) + CELL(0.436 ns) = 7.268 ns; Loc. = LCCOMB_X25_Y43_N18; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2]'
        Info: Total cell delay = 1.276 ns ( 17.56 % )
        Info: Total interconnect delay = 5.992 ns ( 82.44 % )
    Info: + Micro setup delay of destination is 0.824 ns
    Info: - Shortest clock path from clock "g3" to destination register is 2.764 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'g3'
        Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.096 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'g3~clkctrl'
        Info: 3: + IC(1.518 ns) + CELL(0.150 ns) = 2.764 ns; Loc. = LCCOMB_X25_Y43_N18; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2]'
        Info: Total cell delay = 1.129 ns ( 40.85 % )
        Info: Total interconnect delay = 1.635 ns ( 59.15 % )
Info: tco from clock "g1" to destination pin "R1[3]" through register "lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3]" is 10.372 ns
    Info: + Longest clock path from clock "g1" to source register is 2.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'g1'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'g1~clkctrl'
        Info: 3: + IC(1.474 ns) + CELL(0.275 ns) = 2.852 ns; Loc. = LCCOMB_X20_Y43_N28; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 1.264 ns ( 44.32 % )
        Info: Total interconnect delay = 1.588 ns ( 55.68 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 7.520 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y43_N28; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3]'
        Info: 2: + IC(4.712 ns) + CELL(2.808 ns) = 7.520 ns; Loc. = PIN_AE7; Fanout = 0; PIN Node = 'R1[3]'
        Info: Total cell delay = 2.808 ns ( 37.34 % )
        Info: Total interconnect delay = 4.712 ns ( 62.66 % )
Info: th for register "lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7]" (data pin = "data[7]", clock pin = "g3") is 0.192 ns
    Info: + Longest clock path from clock "g3" to destination register is 2.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'g3'
        Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.096 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'g3~clkctrl'
        Info: 3: + IC(1.533 ns) + CELL(0.275 ns) = 2.904 ns; Loc. = LCCOMB_X25_Y43_N0; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7]'
        Info: Total cell delay = 1.254 ns ( 43.18 % )
        Info: Total interconnect delay = 1.650 ns ( 56.82 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.712 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; PIN Node = 'data[7]'
        Info: 2: + IC(1.318 ns) + CELL(0.415 ns) = 2.712 ns; Loc. = LCCOMB_X25_Y43_N0; Fanout = 1; REG Node = 'lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7]'
        Info: Total cell delay = 1.394 ns ( 51.40 % )
        Info: Total interconnect delay = 1.318 ns ( 48.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Tue Jun 28 23:06:53 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


