module delay (
sysclk,
trigger,
n,
time_out
);
parameter BIT_SZ = 10;

input sysclk, trigger;
input [BIT_SZ-1:]	N;
output time_out

reg [BIT_SZ-1:0] count;
reg time_out;


reg [1:0] state;
parameter IDLE = 2'b00, COUNTING = 2'b01;
parameter TIME_OUT = 2'b10, WAIT_LOW = 2'b11;

initial state = IDLE;
initial count = n - 1'b1;

always @(posedge sysclk)
	case (state)
		IDLE: 		if (trigger==1'b1)
							state <= COUNTING;
		COUNTING:	if (count==0) begin
							count <= n - 1'b1;
							state <= TIME_OUT;
							end
						else 
							count <= count - 1'b1;
		WAIT_LOW		if (trigger
