
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.160580                       # Number of seconds simulated
sim_ticks                                160579877500                       # Number of ticks simulated
final_tick                               160579877500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89672                       # Simulator instruction rate (inst/s)
host_op_rate                                   403108                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              207206500                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653048                       # Number of bytes of host memory used
host_seconds                                   774.98                       # Real time elapsed on the host
sim_insts                                    69493748                       # Number of instructions simulated
sim_ops                                     312398589                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           51584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          104000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              155584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        51584                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51584                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              806                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1625                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2431                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             321236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             647653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 968889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        321236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            321236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            321236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            647653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                968889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       807.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1625.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5063                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2432                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  155648                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   155648                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                290                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                222                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                287                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                255                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 52                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                184                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 80                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                72                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               141                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   160579839500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2432                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1776                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      570                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       83                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          575                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     266.573913                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    154.743053                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    311.104850                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           259     45.04%     45.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          130     22.61%     67.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           53      9.22%     76.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           32      5.57%     82.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           17      2.96%     85.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      2.26%     87.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      0.87%     88.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      0.87%     89.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           61     10.61%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           575                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        51648                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       104000                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 321634.321834627131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 647652.754623629618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          807                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1625                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     27364250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     91564750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33908.61                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     56347.54                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      73329000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                118929000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12160000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      30151.73                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 48901.73                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1849                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.03                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    66027894.53                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.03                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2827440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1491435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 11074140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          113093760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              39675420                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              10053600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        350362470                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        222646560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       38230420140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             38981644965                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             242.755478                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          160466726250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      21756500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       47840000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  159118550000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    579817000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       43554750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    768359250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1335180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    690690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6290340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              15416220                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2412960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         93385380                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         10144320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       38474610540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             38625183390                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.535639                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          160539554250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5292000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        8840000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  160308576000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     26410750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       25951500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    204807250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                23235092                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23235092                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             28254                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12643181                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     768                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                287                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        12643181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           11620315                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1022866                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         6101                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    34759456                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5836118                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            97                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            25                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    11633740                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            81                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    160579877500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        321159756                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             212891                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       69767230                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    23235092                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11621083                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     320877519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   56926                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingQuiesceStallCycles           80                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  11633740                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1022                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          321118953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.975710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.153947                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7799885      2.43%      2.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                313319068     97.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            321118953                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072347                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.217235                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4347537                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3550130                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 310644492                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2548331                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  28463                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              313165751                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 27072                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  28463                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6063405                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1791788                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1801                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 310647703                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2585793                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              313111011                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 27066                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    52                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    697                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  86281                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             9090                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           446334695                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1112649279                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        654866535                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              7824                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             445426740                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   907955                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 51                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             36                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2493124                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             34804131                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5853391                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          13166334                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8073                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  313056720                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 312662611                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             59402                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          658207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1677020                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             52                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     321118953                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.973666                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.160127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8456342      2.63%      2.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           312662611     97.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       321118953                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           5795135      1.85%      1.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             225748951     72.20%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              40509676     12.96%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 175      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  354      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  830      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  819      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 526      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 87      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34766841     11.12%     98.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5837249      1.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1182      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            762      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              312662611                       # Type of FU issued
system.cpu.iq.rate                           0.973542                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          946493939                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         313708883                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    312615151                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9638                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6331                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4546                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              306862684                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4792                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11545311                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        85166                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        27501                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           154                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  28463                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  114294                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1286                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           313056797                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3562                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              34804131                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5853391                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 49                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   600                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            210                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          10710                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        18020                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                28730                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             312636304                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              34759445                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26307                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     40595563                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 23174621                       # Number of branches executed
system.cpu.iew.exec_stores                    5836118                       # Number of stores executed
system.cpu.iew.exec_rate                     0.973460                       # Inst execution rate
system.cpu.iew.wb_sent                      312632744                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     312619697                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 276940896                       # num instructions producing a value
system.cpu.iew.wb_consumers                 719383416                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.973409                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.384970                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          631121                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             28254                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    321025374                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.973127                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.161711                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8626785      2.69%      2.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    312398589     97.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    321025374                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             69493748                       # Number of instructions committed
system.cpu.commit.committedOps              312398589                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       40544855                       # Number of memory references committed
system.cpu.commit.loads                      34718965                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   23166531                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4033                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 306601875                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  570                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      5794691      1.85%      1.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        225555672     72.20%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.00%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         40500978     12.96%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            108      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             330      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             636      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             734      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            506      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            64      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34718043     11.11%     98.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5825204      1.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          922      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          686      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         312398589                       # Class of committed instruction
system.cpu.commit.bw_lim_events             312398589                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    321656495                       # The number of ROB reads
system.cpu.rob.rob_writes                   626153027                       # The number of ROB writes
system.cpu.timesIdled                             639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    69493748                       # Number of Instructions Simulated
system.cpu.committedOps                     312398589                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.621419                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.621419                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.216384                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.216384                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                653869982                       # number of integer regfile reads
system.cpu.int_regfile_writes               364636938                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6713                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3396                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 381553415                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 81081266                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75379171                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999934                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29034137                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6996                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4150.105346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         232326124                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        232326124                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     23202913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23202913                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5824173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5824173                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     29027086                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29027086                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     29027086                       # number of overall hits
system.cpu.dcache.overall_hits::total        29027086                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11088                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11088                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1717                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        12805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        12805                       # number of overall misses
system.cpu.dcache.overall_misses::total         12805                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    401584000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    401584000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102434500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102434500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    504018500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    504018500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    504018500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    504018500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23214001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23214001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      5825890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5825890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     29039891                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29039891                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     29039891                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29039891                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000478                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000295                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000295                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000441                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36217.893218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36217.893218                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59658.998253                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59658.998253                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39361.069895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39361.069895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39361.069895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39361.069895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1367                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               126                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.849206                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4261                       # number of writebacks
system.cpu.dcache.writebacks::total              4261                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5753                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5753                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5756                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5335                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1714                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1714                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7049                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    163950501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    163950501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100659500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100659500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    264610001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    264610001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    264610001                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    264610001                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000294                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000243                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000243                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000243                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000243                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30731.115464                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30731.115464                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58727.829638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58727.829638                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37538.658108                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37538.658108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37538.658108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37538.658108                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6980                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999915                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11633523                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5261                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2211.275993                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999915                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          93075181                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         93075181                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     11628262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11628262                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     11628262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11628262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11628262                       # number of overall hits
system.cpu.icache.overall_hits::total        11628262                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5478                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5478                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         5478                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5478                       # number of overall misses
system.cpu.icache.overall_misses::total          5478                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    157923000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    157923000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    157923000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    157923000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    157923000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    157923000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11633740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11633740                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     11633740                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11633740                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11633740                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11633740                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000471                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000471                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000471                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000471                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000471                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28828.587076                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28828.587076                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28828.587076                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28828.587076                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28828.587076                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28828.587076                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     1.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          216                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          216                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          216                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          216                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          216                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          216                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5262                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         5262                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5262                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5262                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5262                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    146057500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146057500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    146057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146057500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    146057500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146057500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000452                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000452                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000452                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000452                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27757.031547                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27757.031547                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27757.031547                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27757.031547                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27757.031547                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27757.031547                       # average overall mshr miss latency
system.cpu.icache.replacements                   5245                       # number of replacements
system.l2bus.snoop_filter.tot_requests          24538                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        12280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               54                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           54                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               10596                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          5553                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             11265                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                55                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1661                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1661                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          10597                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        15768                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        21027                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   36795                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       336704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       720448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1057152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              4593                       # Total snoops (count)
system.l2bus.snoopTraffic                       82688                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              16906                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003372                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.057969                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    16849     99.66%     99.66% # Request fanout histogram
system.l2bus.snoop_fanout::1                       57      0.34%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                16906                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             20791000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            13213877                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            17546387                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.997481                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16518                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4721                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.498835                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.001299                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    42.172561                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    85.823622                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000010                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.329473                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.670497                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999980                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               136873                       # Number of tag accesses
system.l2cache.tags.data_accesses              136873                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         4261                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4261                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1017                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1017                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3328                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3209                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6537                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3328                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4226                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7554                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3328                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4226                       # number of overall hits
system.l2cache.overall_hits::total               7554                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          644                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            644                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1934                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2126                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4060                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1934                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2770                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              4704                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1934                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2770                       # number of overall misses
system.l2cache.overall_misses::total             4704                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     87100000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     87100000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    103852000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    121267500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    225119500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    103852000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    208367500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    312219500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    103852000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    208367500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    312219500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         4261                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4261                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1661                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1661                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5262                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5335                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        10597                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         5262                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         6996                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           12258                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5262                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         6996                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          12258                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.387718                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.387718                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.367541                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.398500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.383127                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.367541                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.395941                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.383749                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.367541                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.395941                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.383749                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 135248.447205                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 135248.447205                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 53698.035160                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 57040.216369                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 55448.152709                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 53698.035160                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 75222.924188                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66373.193027                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 53698.035160                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 75222.924188                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66373.193027                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1292                       # number of writebacks
system.l2cache.writebacks::total                 1292                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          644                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          644                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1934                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2126                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4060                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1934                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2770                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         4704                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1934                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2770                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         4704                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     85812000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     85812000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     99986000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    117015500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    217001500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     99986000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    202827500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    302813500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     99986000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    202827500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    302813500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.387718                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.387718                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.367541                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.398500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.383127                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.367541                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.395941                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.383749                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.367541                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.395941                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.383749                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 133248.447205                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 133248.447205                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 51699.069286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55040.216369                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 53448.645320                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 51699.069286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 73222.924188                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 64373.618197                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 51699.069286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 73222.924188                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64373.618197                       # average overall mshr miss latency
system.l2cache.replacements                      4593                       # number of replacements
system.l3bus.snoop_filter.tot_requests           9245                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         4564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                4059                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1292                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              3249                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                644                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               644                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           4060                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        13948                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       383680                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               4704                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     4704    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 4704                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              7206500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            11757500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2335.136574                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   5995                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2431                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.466063                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   741.632835                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1593.503739                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.181063                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.389039                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.570102                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2431                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2359                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.593506                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                98367                       # Number of tag accesses
system.l3cache.tags.data_accesses               98367                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1292                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1292                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data           98                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total               98                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         1127                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         1047                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         2174                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            1127                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            1145                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                2272                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           1127                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           1145                       # number of overall hits
system.l3cache.overall_hits::total               2272                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          546                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            546                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          807                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         1079                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1886                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           807                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          1625                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2432                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          807                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         1625                       # number of overall misses
system.l3cache.overall_misses::total             2432                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     77689000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     77689000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     57334000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     74330500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    131664500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     57334000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    152019500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    209353500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     57334000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    152019500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    209353500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1292                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1292                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          644                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          644                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1934                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         2126                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         4060                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1934                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         2770                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            4704                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1934                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         2770                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           4704                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.847826                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.847826                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.417270                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.507526                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.464532                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.417270                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.586643                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.517007                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.417270                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.586643                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.517007                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 142287.545788                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 142287.545788                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 71045.848823                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 68888.322521                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69811.505832                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 71045.848823                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 93550.461538                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 86082.853618                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 71045.848823                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 93550.461538                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 86082.853618                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          546                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          546                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          807                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         1079                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1886                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          807                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         1625                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2432                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          807                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         1625                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2432                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     76597000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     76597000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     55722000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     72172500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    127894500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     55722000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    148769500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    204491500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     55722000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    148769500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    204491500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.847826                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.847826                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.417270                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.507526                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.464532                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.417270                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.586643                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.517007                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.417270                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.586643                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.517007                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 140287.545788                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 140287.545788                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69048.327138                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66888.322521                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67812.566278                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69048.327138                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 91550.461538                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 84083.675987                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69048.327138                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 91550.461538                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 84083.675987                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2432                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 160579877500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1885                       # Transaction distribution
system.membus.trans_dist::ReadExReq               546                       # Transaction distribution
system.membus.trans_dist::ReadExResp              546                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1886                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       155584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       155584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  155584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2432                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1216000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6579750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
