# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.ip_user_files/bd/design_1/ipshared/67ba/hdl/sample_generator_v1_0_M_AXIS.vhd" \
"../../../../project_2.ip_user_files/bd/design_1/ipshared/67ba/hdl/sample_generator_v1_0_S_AXIS.vhd" \
"../../../../project_2.ip_user_files/bd/design_1/ipshared/67ba/hdl/sample_generator_v1_0.vhd" \
"../../../../project_2.ip_user_files/bd/design_1/ip/design_1_sample_generator_0_0/sim/design_1_sample_generator_0_0.vhd" \
"../../../../project_2.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../project_2.srcs/sim_1/new/sample_generator_testbench.vhd" \

# Do not sort compile order
nosort
