// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "02/12/2024 17:31:14"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module floating_point_multiplier_top (
	i_clock,
	i_reset,
	i_signA,
	i_exponentA,
	i_mantissaA,
	i_signB,
	i_exponentB,
	i_mantissaB,
	o_signOut,
	o_exponentOut,
	o_mantissaOut,
	o_underflowOut,
	o_overflowOut);
input 	i_clock;
input 	i_reset;
input 	[0:0] i_signA;
input 	[6:0] i_exponentA;
input 	[7:0] i_mantissaA;
input 	[0:0] i_signB;
input 	[6:0] i_exponentB;
input 	[7:0] i_mantissaB;
output 	o_signOut;
output 	[6:0] o_exponentOut;
output 	[7:0] o_mantissaOut;
output 	o_underflowOut;
output 	o_overflowOut;

// Design Ports Information
// o_signOut	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_exponentOut[0]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_exponentOut[1]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_exponentOut[2]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_exponentOut[3]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_exponentOut[4]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_exponentOut[5]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_exponentOut[6]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissaOut[0]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissaOut[1]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissaOut[2]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissaOut[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissaOut[4]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissaOut[5]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissaOut[6]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissaOut[7]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_underflowOut	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_overflowOut	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clock	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_signA[0]	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_signB[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_reset	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentB[0]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentA[0]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentB[1]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentA[1]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentB[2]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentA[2]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentB[3]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentA[3]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentB[4]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentA[4]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentB[5]	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentA[5]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentB[6]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_exponentA[6]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaA[7]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaA[6]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaA[5]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaA[4]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaA[3]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaA[2]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaA[0]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaA[1]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaB[0]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaB[1]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaB[2]	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaB[3]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaB[4]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaB[5]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaB[6]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissaB[7]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o_signOut~output_o ;
wire \o_exponentOut[0]~output_o ;
wire \o_exponentOut[1]~output_o ;
wire \o_exponentOut[2]~output_o ;
wire \o_exponentOut[3]~output_o ;
wire \o_exponentOut[4]~output_o ;
wire \o_exponentOut[5]~output_o ;
wire \o_exponentOut[6]~output_o ;
wire \o_mantissaOut[0]~output_o ;
wire \o_mantissaOut[1]~output_o ;
wire \o_mantissaOut[2]~output_o ;
wire \o_mantissaOut[3]~output_o ;
wire \o_mantissaOut[4]~output_o ;
wire \o_mantissaOut[5]~output_o ;
wire \o_mantissaOut[6]~output_o ;
wire \o_mantissaOut[7]~output_o ;
wire \o_underflowOut~output_o ;
wire \o_overflowOut~output_o ;
wire \i_clock~input_o ;
wire \i_clock~inputclkctrl_outclk ;
wire \i_signB[0]~input_o ;
wire \i_reset~input_o ;
wire \controlUnit|int_nextState1~combout ;
wire \controlUnit|myDFF1|int_q~q ;
wire \controlUnit|int_nextState2~0_combout ;
wire \controlUnit|myDFF2|int_q~q ;
wire \multiplier|controlpath|int_nextState0~0_combout ;
wire \multiplier|controlpath|myDFF0|int_q~q ;
wire \multiplier|controlpath|int_nextState1~combout ;
wire \multiplier|controlpath|myDFF1|int_q~q ;
wire \multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q ;
wire \multiplier|datapath|counter|mux_dff_gen:2:mux_i|int_Value0~0_combout ;
wire \multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q ;
wire \multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q ;
wire \multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ;
wire \multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0_combout ;
wire \i_mantissaB[1]~input_o ;
wire \mantissaRegisterB|perbitloop:2:dFF_i|int_q~feeder_combout ;
wire \mantissaRegisterB|perbitloop:2:dFF_i|int_q~q ;
wire \i_mantissaB[2]~input_o ;
wire \mantissaRegisterB|perbitloop:3:dFF_i|int_q~q ;
wire \i_mantissaB[5]~input_o ;
wire \mantissaRegisterB|perbitloop:6:dFF_i|int_q~feeder_combout ;
wire \mantissaRegisterB|perbitloop:6:dFF_i|int_q~q ;
wire \i_mantissaB[6]~input_o ;
wire \mantissaRegisterB|perbitloop:7:dFF_i|int_q~q ;
wire \i_mantissaB[0]~input_o ;
wire \mantissaRegisterB|perbitloop:1:dFF_i|int_q~feeder_combout ;
wire \mantissaRegisterB|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplier|int_load_shiftr~combout ;
wire \multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|controlpath|int_nextState2~combout ;
wire \multiplier|controlpath|myDFF2|int_q~q ;
wire \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|controlpath|int_nextState4~0_combout ;
wire \multiplier|controlpath|int_nextState4~1_combout ;
wire \multiplier|controlpath|myDFF4|int_q~q ;
wire \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~1_combout ;
wire \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \i_mantissaB[7]~input_o ;
wire \mantissaRegisterB|perbitloop:8:dFF_i|int_q~feeder_combout ;
wire \mantissaRegisterB|perbitloop:8:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \i_mantissaB[4]~input_o ;
wire \mantissaRegisterB|perbitloop:5:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \i_mantissaB[3]~input_o ;
wire \mantissaRegisterB|perbitloop:4:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|controlpath|int_nextState3~0_combout ;
wire \multiplier|controlpath|int_nextState3~1_combout ;
wire \multiplier|controlpath|myDFF3|int_q~q ;
wire \multiplier|controlpath|int_nextState5~combout ;
wire \multiplier|controlpath|myDFF5|int_q~q ;
wire \multiplier|controlpath|int_nextState6~combout ;
wire \multiplier|controlpath|myDFF6|int_q~q ;
wire \controlUnit|int_nextState3~0_combout ;
wire \controlUnit|myDFF3|int_q~q ;
wire \controlUnit|int_nextState4~0_combout ;
wire \controlUnit|myDFF4|int_q~q ;
wire \controlUnit|int_nextState5~combout ;
wire \controlUnit|myDFF5|int_q~q ;
wire \i_mantissaA[5]~input_o ;
wire \mantissaRegisterA|perbitloop:6:dFF_i|int_q~feeder_combout ;
wire \mantissaRegisterA|perbitloop:6:dFF_i|int_q~q ;
wire \i_mantissaA[2]~input_o ;
wire \mantissaRegisterA|perbitloop:3:dFF_i|int_q~feeder_combout ;
wire \mantissaRegisterA|perbitloop:3:dFF_i|int_q~q ;
wire \i_mantissaA[0]~input_o ;
wire \mantissaRegisterA|perbitloop:1:dFF_i|int_q~feeder_combout ;
wire \mantissaRegisterA|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|mux_1|int_Value0~combout ;
wire \multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q ;
wire \i_mantissaA[1]~input_o ;
wire \mantissaRegisterA|perbitloop:2:dFF_i|int_q~feeder_combout ;
wire \mantissaRegisterA|perbitloop:2:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \i_mantissaA[3]~input_o ;
wire \mantissaRegisterA|perbitloop:4:dFF_i|int_q~feeder_combout ;
wire \mantissaRegisterA|perbitloop:4:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \i_mantissaA[4]~input_o ;
wire \mantissaRegisterA|perbitloop:5:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \i_mantissaA[6]~input_o ;
wire \mantissaRegisterA|perbitloop:7:dFF_i|int_q~feeder_combout ;
wire \mantissaRegisterA|perbitloop:7:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \i_mantissaA[7]~input_o ;
wire \mantissaRegisterA|perbitloop:8:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:9:mux_i|o_Value~combout ;
wire \multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:10:mux_i|int_Value1~combout ;
wire \multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:11:mux_i|int_Value1~combout ;
wire \multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:12:mux_i|int_Value1~combout ;
wire \multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:13:mux_i|int_Value1~combout ;
wire \multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:14:mux_i|int_Value1~combout ;
wire \multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:15:mux_i|int_Value1~combout ;
wire \multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:16:mux_i|int_Value1~combout ;
wire \multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:17:mux_i|int_Value1~combout ;
wire \multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:13:addr_i|o_sum~0_combout ;
wire \multiplier|datapath|adder|adderloop:9:addr_i|o_sum~0_combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:1:mux_i|o_Value~0_combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:1:addr_i|o_sum~0_combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:2:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:2:addr_i|o_sum~0_combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:3:addr_i|o_sum~0_combout ;
wire \multiplier|datapath|adder|adderloop:3:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~1_combout ;
wire \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2_combout ;
wire \multiplier|datapath|adder|adderloop:4:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:5:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:6:addr_i|o_sum~0_combout ;
wire \multiplier|datapath|adder|adderloop:5:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:6:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~1_combout ;
wire \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2_combout ;
wire \multiplier|datapath|adder|adderloop:7:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:8:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:8:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:9:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~1_combout ;
wire \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2_combout ;
wire \multiplier|datapath|adder|adderloop:10:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:11:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:12:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:13:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~1_combout ;
wire \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2_combout ;
wire \multiplier|datapath|adder|adderloop:14:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:15:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0_combout ;
wire \multiplier|datapath|adder|adderloop:16:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~q ;
wire \multiplier|datapath|multiplicand|perbitloop:18:mux_i|int_Value1~combout ;
wire \multiplier|datapath|multiplicand|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \multiplier|datapath|adder|adderloop:17:addr_i|o_sum~0_combout ;
wire \multiplier|datapath|adder|adderloop:17:addr_i|o_sum~combout ;
wire \multiplier|datapath|productReg|reg1|perbitloop:18:dFF_i|int_q~q ;
wire \multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~feeder_combout ;
wire \multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \controlUnit|int_nextState7~0_combout ;
wire \controlUnit|myDFF7|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \controlUnit|int_nextState6~0_combout ;
wire \controlUnit|myDFF6|int_q~q ;
wire \controlUnit|int_nextState0~combout ;
wire \controlUnit|myDFF0|int_q~q ;
wire \signRegisterB|perbitloop:1:dFF_i|int_q~q ;
wire \i_signA[0]~input_o ;
wire \signRegisterA|perbitloop:1:dFF_i|int_q~feeder_combout ;
wire \signRegisterA|perbitloop:1:dFF_i|int_q~q ;
wire \signFinalRegister|perbitloop:1:dFF_i|int_q~q ;
wire \i_exponentA[0]~input_o ;
wire \exponentRegisterA|perbitloop:1:dFF_i|int_q~q ;
wire \operand1Mux|perbitloop:0:bit_i|o_Value~0_combout ;
wire \i_exponentB[0]~input_o ;
wire \exponentRegisterB|perbitloop:1:dFF_i|int_q~q ;
wire \exponentAdder|addr0|int_axorb~combout ;
wire \controlUnit|o_loadSum~combout ;
wire \exponentCurrentRegister|perbitloop:1:dFF_i|int_q~q ;
wire \exponentFinalRegister|perbitloop:1:dFF_i|int_q~q ;
wire \i_exponentA[1]~input_o ;
wire \exponentRegisterA|perbitloop:2:dFF_i|int_q~q ;
wire \operand1Mux|perbitloop:1:bit_i|o_Value~0_combout ;
wire \i_exponentB[1]~input_o ;
wire \exponentRegisterB|perbitloop:2:dFF_i|int_q~q ;
wire \operand2Mux|muxloop:1:mux_i|M3|int_Value0~combout ;
wire \operand2Mux|muxloop:0:mux_i|M3|o_Value~combout ;
wire \exponentAdder|adderloop:1:addr_i|o_sum~0_combout ;
wire \exponentCurrentRegister|perbitloop:2:dFF_i|int_q~q ;
wire \exponentFinalRegister|perbitloop:2:dFF_i|int_q~feeder_combout ;
wire \exponentFinalRegister|perbitloop:2:dFF_i|int_q~q ;
wire \i_exponentB[2]~input_o ;
wire \exponentRegisterB|perbitloop:3:dFF_i|int_q~q ;
wire \operand2Mux|muxloop:2:mux_i|M1|int_Value0~combout ;
wire \exponentAdder|adderloop:1:addr_i|o_carry~0_combout ;
wire \i_exponentA[2]~input_o ;
wire \exponentRegisterA|perbitloop:3:dFF_i|int_q~q ;
wire \operand1Mux|perbitloop:2:bit_i|o_Value~0_combout ;
wire \exponentAdder|adderloop:2:addr_i|o_sum~combout ;
wire \exponentCurrentRegister|perbitloop:3:dFF_i|int_q~q ;
wire \exponentFinalRegister|perbitloop:3:dFF_i|int_q~feeder_combout ;
wire \exponentFinalRegister|perbitloop:3:dFF_i|int_q~q ;
wire \i_exponentA[3]~input_o ;
wire \exponentRegisterA|perbitloop:4:dFF_i|int_q~q ;
wire \operand1Mux|perbitloop:3:bit_i|o_Value~0_combout ;
wire \exponentAdder|adderloop:2:addr_i|o_carry~0_combout ;
wire \i_exponentB[3]~input_o ;
wire \exponentRegisterB|perbitloop:4:dFF_i|int_q~q ;
wire \operand2Mux|muxloop:3:mux_i|M1|int_Value0~combout ;
wire \exponentAdder|adderloop:3:addr_i|o_sum~combout ;
wire \exponentCurrentRegister|perbitloop:4:dFF_i|int_q~q ;
wire \exponentFinalRegister|perbitloop:4:dFF_i|int_q~q ;
wire \i_exponentA[4]~input_o ;
wire \exponentRegisterA|perbitloop:5:dFF_i|int_q~q ;
wire \operand1Mux|perbitloop:4:bit_i|o_Value~0_combout ;
wire \i_exponentB[4]~input_o ;
wire \exponentRegisterB|perbitloop:5:dFF_i|int_q~q ;
wire \operand2Mux|muxloop:4:mux_i|M1|int_Value0~combout ;
wire \exponentAdder|adderloop:3:addr_i|o_carry~0_combout ;
wire \exponentAdder|adderloop:4:addr_i|o_sum~combout ;
wire \exponentCurrentRegister|perbitloop:5:dFF_i|int_q~q ;
wire \exponentFinalRegister|perbitloop:5:dFF_i|int_q~feeder_combout ;
wire \exponentFinalRegister|perbitloop:5:dFF_i|int_q~q ;
wire \i_exponentA[5]~input_o ;
wire \exponentRegisterA|perbitloop:6:dFF_i|int_q~q ;
wire \operand1Mux|perbitloop:5:bit_i|o_Value~0_combout ;
wire \i_exponentB[5]~input_o ;
wire \exponentRegisterB|perbitloop:6:dFF_i|int_q~q ;
wire \operand2Mux|muxloop:5:mux_i|M1|int_Value0~combout ;
wire \exponentAdder|adderloop:4:addr_i|o_carry~0_combout ;
wire \exponentAdder|adderloop:5:addr_i|o_sum~combout ;
wire \exponentCurrentRegister|perbitloop:6:dFF_i|int_q~q ;
wire \exponentFinalRegister|perbitloop:6:dFF_i|int_q~feeder_combout ;
wire \exponentFinalRegister|perbitloop:6:dFF_i|int_q~q ;
wire \i_exponentB[6]~input_o ;
wire \exponentRegisterB|perbitloop:7:dFF_i|int_q~q ;
wire \operand2Mux|muxloop:6:mux_i|M1|o_Value~combout ;
wire \i_exponentA[6]~input_o ;
wire \exponentRegisterA|perbitloop:7:dFF_i|int_q~q ;
wire \operand1Mux|perbitloop:6:bit_i|o_Value~0_combout ;
wire \exponentAdder|adderloop:5:addr_i|o_carry~0_combout ;
wire \exponentAdder|adderloop:6:addr_i|o_sum~combout ;
wire \exponentCurrentRegister|perbitloop:7:dFF_i|int_q~q ;
wire \exponentFinalRegister|perbitloop:7:dFF_i|int_q~q ;
wire \multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~feeder_combout ;
wire \multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~q ;
wire \multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~feeder_combout ;
wire \multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~q ;
wire \multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~feeder_combout ;
wire \multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~q ;
wire \multiplier|datapath|outputReg|perbitloop:12:dFF_i|int_q~q ;
wire \multiplier|datapath|outputReg|perbitloop:13:dFF_i|int_q~q ;
wire \multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~feeder_combout ;
wire \multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~q ;
wire \multiplier|datapath|outputReg|perbitloop:15:dFF_i|int_q~q ;
wire \multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~feeder_combout ;
wire \multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~q ;
wire \multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~feeder_combout ;
wire \multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \mantissaCurrentRegister|int_load_shiftr~combout ;
wire \mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout ;
wire \mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ;
wire \mantissaFinalRegister|perbitloop:1:dFF_i|int_q~feeder_combout ;
wire \mantissaFinalRegister|perbitloop:1:dFF_i|int_q~q ;
wire \mantissaFinalRegister|perbitloop:2:dFF_i|int_q~feeder_combout ;
wire \mantissaFinalRegister|perbitloop:2:dFF_i|int_q~q ;
wire \mantissaFinalRegister|perbitloop:3:dFF_i|int_q~feeder_combout ;
wire \mantissaFinalRegister|perbitloop:3:dFF_i|int_q~q ;
wire \mantissaFinalRegister|perbitloop:4:dFF_i|int_q~feeder_combout ;
wire \mantissaFinalRegister|perbitloop:4:dFF_i|int_q~q ;
wire \mantissaFinalRegister|perbitloop:5:dFF_i|int_q~feeder_combout ;
wire \mantissaFinalRegister|perbitloop:5:dFF_i|int_q~q ;
wire \mantissaFinalRegister|perbitloop:6:dFF_i|int_q~feeder_combout ;
wire \mantissaFinalRegister|perbitloop:6:dFF_i|int_q~q ;
wire \mantissaFinalRegister|perbitloop:7:dFF_i|int_q~feeder_combout ;
wire \mantissaFinalRegister|perbitloop:7:dFF_i|int_q~q ;
wire \mantissaFinalRegister|perbitloop:8:dFF_i|int_q~feeder_combout ;
wire \mantissaFinalRegister|perbitloop:8:dFF_i|int_q~q ;
wire \exponentAdder|adderloop:6:addr_i|o_carry~0_combout ;
wire \exponentAdder|adderloop:7:addr_i|o_sum~0_combout ;
wire \exponentCurrentRegister|perbitloop:8:dFF_i|int_q~q ;
wire \exponentAdder|adderloop:7:addr_i|o_carry~0_combout ;
wire \exponentAdder|adderloop:8:addr_i|o_sum~0_combout ;
wire \exponentCurrentRegister|perbitloop:9:dFF_i|int_q~q ;
wire \underOverflowRegister|perbitloop:2:dFF_i|int_q~feeder_combout ;
wire \underOverflowRegister|perbitloop:2:dFF_i|int_q~q ;
wire \underOverflowRegister|perbitloop:1:dFF_i|int_q~q ;
wire \o_overflowOut~0_combout ;
wire [0:0] int_signCurrent;
wire [3:0] \multiplier|datapath|counter|int_next ;


// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \o_signOut~output (
	.i(\signFinalRegister|perbitloop:1:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_signOut~output_o ),
	.obar());
// synopsys translate_off
defparam \o_signOut~output .bus_hold = "false";
defparam \o_signOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \o_exponentOut[0]~output (
	.i(\exponentFinalRegister|perbitloop:1:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_exponentOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_exponentOut[0]~output .bus_hold = "false";
defparam \o_exponentOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \o_exponentOut[1]~output (
	.i(\exponentFinalRegister|perbitloop:2:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_exponentOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_exponentOut[1]~output .bus_hold = "false";
defparam \o_exponentOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \o_exponentOut[2]~output (
	.i(\exponentFinalRegister|perbitloop:3:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_exponentOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_exponentOut[2]~output .bus_hold = "false";
defparam \o_exponentOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \o_exponentOut[3]~output (
	.i(\exponentFinalRegister|perbitloop:4:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_exponentOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_exponentOut[3]~output .bus_hold = "false";
defparam \o_exponentOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \o_exponentOut[4]~output (
	.i(\exponentFinalRegister|perbitloop:5:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_exponentOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_exponentOut[4]~output .bus_hold = "false";
defparam \o_exponentOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \o_exponentOut[5]~output (
	.i(\exponentFinalRegister|perbitloop:6:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_exponentOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_exponentOut[5]~output .bus_hold = "false";
defparam \o_exponentOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \o_exponentOut[6]~output (
	.i(\exponentFinalRegister|perbitloop:7:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_exponentOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_exponentOut[6]~output .bus_hold = "false";
defparam \o_exponentOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \o_mantissaOut[0]~output (
	.i(\mantissaFinalRegister|perbitloop:1:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_mantissaOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_mantissaOut[0]~output .bus_hold = "false";
defparam \o_mantissaOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \o_mantissaOut[1]~output (
	.i(\mantissaFinalRegister|perbitloop:2:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_mantissaOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_mantissaOut[1]~output .bus_hold = "false";
defparam \o_mantissaOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \o_mantissaOut[2]~output (
	.i(\mantissaFinalRegister|perbitloop:3:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_mantissaOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_mantissaOut[2]~output .bus_hold = "false";
defparam \o_mantissaOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \o_mantissaOut[3]~output (
	.i(\mantissaFinalRegister|perbitloop:4:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_mantissaOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_mantissaOut[3]~output .bus_hold = "false";
defparam \o_mantissaOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \o_mantissaOut[4]~output (
	.i(\mantissaFinalRegister|perbitloop:5:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_mantissaOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_mantissaOut[4]~output .bus_hold = "false";
defparam \o_mantissaOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \o_mantissaOut[5]~output (
	.i(\mantissaFinalRegister|perbitloop:6:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_mantissaOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_mantissaOut[5]~output .bus_hold = "false";
defparam \o_mantissaOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \o_mantissaOut[6]~output (
	.i(\mantissaFinalRegister|perbitloop:7:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_mantissaOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_mantissaOut[6]~output .bus_hold = "false";
defparam \o_mantissaOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \o_mantissaOut[7]~output (
	.i(\mantissaFinalRegister|perbitloop:8:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_mantissaOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_mantissaOut[7]~output .bus_hold = "false";
defparam \o_mantissaOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \o_underflowOut~output (
	.i(\underOverflowRegister|perbitloop:2:dFF_i|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_underflowOut~output_o ),
	.obar());
// synopsys translate_off
defparam \o_underflowOut~output .bus_hold = "false";
defparam \o_underflowOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \o_overflowOut~output (
	.i(\o_overflowOut~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_overflowOut~output_o ),
	.obar());
// synopsys translate_off
defparam \o_overflowOut~output .bus_hold = "false";
defparam \o_overflowOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \i_clock~input (
	.i(i_clock),
	.ibar(gnd),
	.o(\i_clock~input_o ));
// synopsys translate_off
defparam \i_clock~input .bus_hold = "false";
defparam \i_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \i_clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \i_clock~inputclkctrl .clock_type = "global clock";
defparam \i_clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \i_signB[0]~input (
	.i(i_signB[0]),
	.ibar(gnd),
	.o(\i_signB[0]~input_o ));
// synopsys translate_off
defparam \i_signB[0]~input .bus_hold = "false";
defparam \i_signB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cycloneive_io_ibuf \i_reset~input (
	.i(i_reset),
	.ibar(gnd),
	.o(\i_reset~input_o ));
// synopsys translate_off
defparam \i_reset~input .bus_hold = "false";
defparam \i_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \controlUnit|int_nextState1 (
// Equation(s):
// \controlUnit|int_nextState1~combout  = (\controlUnit|myDFF0|int_q~q  & !\i_reset~input_o )

	.dataa(gnd),
	.datab(\controlUnit|myDFF0|int_q~q ),
	.datac(\i_reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlUnit|int_nextState1~combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|int_nextState1 .lut_mask = 16'h0C0C;
defparam \controlUnit|int_nextState1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \controlUnit|myDFF1|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\controlUnit|int_nextState1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit|myDFF1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit|myDFF1|int_q .is_wysiwyg = "true";
defparam \controlUnit|myDFF1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \controlUnit|int_nextState2~0 (
// Equation(s):
// \controlUnit|int_nextState2~0_combout  = (\controlUnit|myDFF1|int_q~q  & !\i_reset~input_o )

	.dataa(gnd),
	.datab(\controlUnit|myDFF1|int_q~q ),
	.datac(\i_reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlUnit|int_nextState2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|int_nextState2~0 .lut_mask = 16'h0C0C;
defparam \controlUnit|int_nextState2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \controlUnit|myDFF2|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\controlUnit|int_nextState2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit|myDFF2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit|myDFF2|int_q .is_wysiwyg = "true";
defparam \controlUnit|myDFF2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \multiplier|datapath|counter|int_next[3] (
// Equation(s):
// \multiplier|datapath|counter|int_next [3] = (\multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q ) # ((\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q  & (\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q  & 
// \multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q )))

	.dataa(\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q ),
	.datab(\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q ),
	.datac(\multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q ),
	.datad(\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|counter|int_next [3]),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|counter|int_next[3] .lut_mask = 16'hF8F0;
defparam \multiplier|datapath|counter|int_next[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \multiplier|controlpath|int_nextState0~0 (
// Equation(s):
// \multiplier|controlpath|int_nextState0~0_combout  = (\i_reset~input_o ) # ((\multiplier|controlpath|myDFF6|int_q~q ) # ((!\controlUnit|myDFF1|int_q~q  & \multiplier|controlpath|myDFF0|int_q~q )))

	.dataa(\i_reset~input_o ),
	.datab(\controlUnit|myDFF1|int_q~q ),
	.datac(\multiplier|controlpath|myDFF0|int_q~q ),
	.datad(\multiplier|controlpath|myDFF6|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|controlpath|int_nextState0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|controlpath|int_nextState0~0 .lut_mask = 16'hFFBA;
defparam \multiplier|controlpath|int_nextState0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \multiplier|controlpath|myDFF0|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|controlpath|int_nextState0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|controlpath|myDFF0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|controlpath|myDFF0|int_q .is_wysiwyg = "true";
defparam \multiplier|controlpath|myDFF0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \multiplier|controlpath|int_nextState1 (
// Equation(s):
// \multiplier|controlpath|int_nextState1~combout  = (\multiplier|controlpath|myDFF0|int_q~q  & (\controlUnit|myDFF1|int_q~q  & !\i_reset~input_o ))

	.dataa(\multiplier|controlpath|myDFF0|int_q~q ),
	.datab(\controlUnit|myDFF1|int_q~q ),
	.datac(\i_reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplier|controlpath|int_nextState1~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|controlpath|int_nextState1 .lut_mask = 16'h0808;
defparam \multiplier|controlpath|int_nextState1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \multiplier|controlpath|myDFF1|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|controlpath|int_nextState1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|controlpath|myDFF1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|controlpath|myDFF1|int_q .is_wysiwyg = "true";
defparam \multiplier|controlpath|myDFF1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|counter|int_next [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \multiplier|datapath|counter|mux_dff_gen:2:mux_i|int_Value0~0 (
// Equation(s):
// \multiplier|datapath|counter|mux_dff_gen:2:mux_i|int_Value0~0_combout  = (\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q  & ((\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q  & ((\multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q 
// ) # (!\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ))) # (!\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q  & ((\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ))))) # 
// (!\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q  & (((\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q ))))

	.dataa(\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q ),
	.datab(\multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q ),
	.datac(\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q ),
	.datad(\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|counter|mux_dff_gen:2:mux_i|int_Value0~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|counter|mux_dff_gen:2:mux_i|int_Value0~0 .lut_mask = 16'hDAF0;
defparam \multiplier|datapath|counter|mux_dff_gen:2:mux_i|int_Value0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|counter|mux_dff_gen:2:mux_i|int_Value0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \multiplier|datapath|counter|int_next[0] (
// Equation(s):
// \multiplier|datapath|counter|int_next [0] = ((\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q  & (\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q  & \multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q ))) # 
// (!\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q )

	.dataa(\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ),
	.datab(\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q ),
	.datac(\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q ),
	.datad(\multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|counter|int_next [0]),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|counter|int_next[0] .lut_mask = 16'h8F0F;
defparam \multiplier|datapath|counter|int_next[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|counter|int_next [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \multiplier|datapath|counter|int_next[1] (
// Equation(s):
// \multiplier|datapath|counter|int_next [1] = (\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q  & (((\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q  & \multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q )) # 
// (!\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ))) # (!\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q  & (((\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ))))

	.dataa(\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q ),
	.datab(\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q ),
	.datac(\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ),
	.datad(\multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|counter|int_next [1]),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|counter|int_next[1] .lut_mask = 16'hDA5A;
defparam \multiplier|datapath|counter|int_next[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N11
dffeas \multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|counter|int_next [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0 (
// Equation(s):
// \multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0_combout  = ((!\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q  & (!\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q  & !\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q ))) # 
// (!\multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q )

	.dataa(\multiplier|datapath|counter|mux_dff_gen:1:dff_i|int_q~q ),
	.datab(\multiplier|datapath|counter|mux_dff_gen:2:dff_i|int_q~q ),
	.datac(\multiplier|datapath|counter|mux_dff_gen:0:dff_i|int_q~q ),
	.datad(\multiplier|datapath|counter|mux_dff_gen:3:dff_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0 .lut_mask = 16'h01FF;
defparam \multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \i_mantissaB[1]~input (
	.i(i_mantissaB[1]),
	.ibar(gnd),
	.o(\i_mantissaB[1]~input_o ));
// synopsys translate_off
defparam \i_mantissaB[1]~input .bus_hold = "false";
defparam \i_mantissaB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \mantissaRegisterB|perbitloop:2:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaRegisterB|perbitloop:2:dFF_i|int_q~feeder_combout  = \i_mantissaB[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_mantissaB[1]~input_o ),
	.cin(gnd),
	.combout(\mantissaRegisterB|perbitloop:2:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:2:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaRegisterB|perbitloop:2:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \mantissaRegisterB|perbitloop:2:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaRegisterB|perbitloop:2:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterB|perbitloop:2:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:2:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterB|perbitloop:2:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \i_mantissaB[2]~input (
	.i(i_mantissaB[2]),
	.ibar(gnd),
	.o(\i_mantissaB[2]~input_o ));
// synopsys translate_off
defparam \i_mantissaB[2]~input .bus_hold = "false";
defparam \i_mantissaB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \mantissaRegisterB|perbitloop:3:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_mantissaB[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterB|perbitloop:3:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:3:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterB|perbitloop:3:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \i_mantissaB[5]~input (
	.i(i_mantissaB[5]),
	.ibar(gnd),
	.o(\i_mantissaB[5]~input_o ));
// synopsys translate_off
defparam \i_mantissaB[5]~input .bus_hold = "false";
defparam \i_mantissaB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \mantissaRegisterB|perbitloop:6:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaRegisterB|perbitloop:6:dFF_i|int_q~feeder_combout  = \i_mantissaB[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_mantissaB[5]~input_o ),
	.cin(gnd),
	.combout(\mantissaRegisterB|perbitloop:6:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:6:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaRegisterB|perbitloop:6:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \mantissaRegisterB|perbitloop:6:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaRegisterB|perbitloop:6:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterB|perbitloop:6:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:6:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterB|perbitloop:6:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \i_mantissaB[6]~input (
	.i(i_mantissaB[6]),
	.ibar(gnd),
	.o(\i_mantissaB[6]~input_o ));
// synopsys translate_off
defparam \i_mantissaB[6]~input .bus_hold = "false";
defparam \i_mantissaB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \mantissaRegisterB|perbitloop:7:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_mantissaB[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterB|perbitloop:7:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:7:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterB|perbitloop:7:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \i_mantissaB[0]~input (
	.i(i_mantissaB[0]),
	.ibar(gnd),
	.o(\i_mantissaB[0]~input_o ));
// synopsys translate_off
defparam \i_mantissaB[0]~input .bus_hold = "false";
defparam \i_mantissaB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \mantissaRegisterB|perbitloop:1:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaRegisterB|perbitloop:1:dFF_i|int_q~feeder_combout  = \i_mantissaB[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_mantissaB[0]~input_o ),
	.cin(gnd),
	.combout(\mantissaRegisterB|perbitloop:1:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:1:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaRegisterB|perbitloop:1:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \mantissaRegisterB|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaRegisterB|perbitloop:1:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterB|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterB|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q )) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & (\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q )) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// ((\mantissaRegisterB|perbitloop:1:dFF_i|int_q~q )))))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\mantissaRegisterB|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_lcell_comb \multiplier|datapath|multiplier|int_load_shiftr (
// Equation(s):
// \multiplier|datapath|multiplier|int_load_shiftr~combout  = (\multiplier|controlpath|myDFF4|int_q~q ) # ((\multiplier|controlpath|myDFF3|int_q~q ) # (\multiplier|controlpath|myDFF1|int_q~q ))

	.dataa(\multiplier|controlpath|myDFF4|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF1|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|int_load_shiftr .lut_mask = 16'hFFFA;
defparam \multiplier|datapath|multiplier|int_load_shiftr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \multiplier|controlpath|int_nextState2 (
// Equation(s):
// \multiplier|controlpath|int_nextState2~combout  = (!\i_reset~input_o  & \multiplier|controlpath|myDFF1|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_reset~input_o ),
	.datad(\multiplier|controlpath|myDFF1|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|controlpath|int_nextState2~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|controlpath|int_nextState2 .lut_mask = 16'h0F00;
defparam \multiplier|controlpath|int_nextState2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \multiplier|controlpath|myDFF2|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|controlpath|int_nextState2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|controlpath|myDFF2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|controlpath|myDFF2|int_q .is_wysiwyg = "true";
defparam \multiplier|controlpath|myDFF2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (!\multiplier|controlpath|myDFF3|int_q~q  & !\multiplier|controlpath|myDFF4|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'h000F;
defparam \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \multiplier|controlpath|int_nextState4~0 (
// Equation(s):
// \multiplier|controlpath|int_nextState4~0_combout  = (\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q  & (((\multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// \multiplier|controlpath|myDFF2|int_q~q )) # (!\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout ))) # (!\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// (\multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q~q  & (\multiplier|controlpath|myDFF2|int_q~q )))

	.dataa(\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|controlpath|myDFF2|int_q~q ),
	.datad(\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cin(gnd),
	.combout(\multiplier|controlpath|int_nextState4~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|controlpath|int_nextState4~0 .lut_mask = 16'hC0EA;
defparam \multiplier|controlpath|int_nextState4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \multiplier|controlpath|int_nextState4~1 (
// Equation(s):
// \multiplier|controlpath|int_nextState4~1_combout  = (\multiplier|controlpath|int_nextState4~0_combout  & (!\i_reset~input_o  & \multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0_combout ))

	.dataa(\multiplier|controlpath|int_nextState4~0_combout ),
	.datab(gnd),
	.datac(\i_reset~input_o ),
	.datad(\multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0_combout ),
	.cin(gnd),
	.combout(\multiplier|controlpath|int_nextState4~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|controlpath|int_nextState4~1 .lut_mask = 16'h0A00;
defparam \multiplier|controlpath|int_nextState4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N13
dffeas \multiplier|controlpath|myDFF4|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|controlpath|int_nextState4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|controlpath|myDFF4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|controlpath|myDFF4|int_q .is_wysiwyg = "true";
defparam \multiplier|controlpath|myDFF4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~1 (
// Equation(s):
// \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~1_combout  = (!\multiplier|controlpath|myDFF4|int_q~q  & (!\multiplier|controlpath|myDFF3|int_q~q  & 
// ((\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|controlpath|myDFF1|int_q~q ))))

	.dataa(\multiplier|controlpath|myDFF4|int_q~q ),
	.datab(\multiplier|controlpath|myDFF3|int_q~q ),
	.datac(\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF1|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~1 .lut_mask = 16'h1110;
defparam \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \i_mantissaB[7]~input (
	.i(i_mantissaB[7]),
	.ibar(gnd),
	.o(\i_mantissaB[7]~input_o ));
// synopsys translate_off
defparam \i_mantissaB[7]~input .bus_hold = "false";
defparam \i_mantissaB[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \mantissaRegisterB|perbitloop:8:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaRegisterB|perbitloop:8:dFF_i|int_q~feeder_combout  = \i_mantissaB[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_mantissaB[7]~input_o ),
	.cin(gnd),
	.combout(\mantissaRegisterB|perbitloop:8:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:8:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaRegisterB|perbitloop:8:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \mantissaRegisterB|perbitloop:8:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaRegisterB|perbitloop:8:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterB|perbitloop:8:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:8:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterB|perbitloop:8:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q )) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & (\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q )) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// ((\mantissaRegisterB|perbitloop:8:dFF_i|int_q~q )))))

	.dataa(\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\mantissaRegisterB|perbitloop:8:dFF_i|int_q~q ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hAAAC;
defparam \multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF4|int_q~q  & (((\multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q )))) # 
// (!\multiplier|controlpath|myDFF4|int_q~q  & ((\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\multiplier|controlpath|myDFF3|int_q~q  & 
// (\mantissaRegisterB|perbitloop:7:dFF_i|int_q~q ))))

	.dataa(\mantissaRegisterB|perbitloop:7:dFF_i|int_q~q ),
	.datab(\multiplier|controlpath|myDFF4|int_q~q ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|datapath|multiplier|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hFE02;
defparam \multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (((\multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q )))) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & ((\multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// (\mantissaRegisterB|perbitloop:6:dFF_i|int_q~q ))))

	.dataa(\mantissaRegisterB|perbitloop:6:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|multiplier|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hCCCA;
defparam \multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \i_mantissaB[4]~input (
	.i(i_mantissaB[4]),
	.ibar(gnd),
	.o(\i_mantissaB[4]~input_o ));
// synopsys translate_off
defparam \i_mantissaB[4]~input .bus_hold = "false";
defparam \i_mantissaB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \mantissaRegisterB|perbitloop:5:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_mantissaB[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterB|perbitloop:5:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:5:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterB|perbitloop:5:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (\multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q )) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & (\multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q )) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// ((\mantissaRegisterB|perbitloop:5:dFF_i|int_q~q )))))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(\multiplier|datapath|multiplier|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\mantissaRegisterB|perbitloop:5:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \i_mantissaB[3]~input (
	.i(i_mantissaB[3]),
	.ibar(gnd),
	.o(\i_mantissaB[3]~input_o ));
// synopsys translate_off
defparam \i_mantissaB[3]~input .bus_hold = "false";
defparam \i_mantissaB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \mantissaRegisterB|perbitloop:4:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_mantissaB[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterB|perbitloop:4:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterB|perbitloop:4:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterB|perbitloop:4:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF4|int_q~q  & (\multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q )) # 
// (!\multiplier|controlpath|myDFF4|int_q~q  & ((\multiplier|controlpath|myDFF3|int_q~q  & (\multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q )) # (!\multiplier|controlpath|myDFF3|int_q~q  & 
// ((\mantissaRegisterB|perbitloop:4:dFF_i|int_q~q )))))

	.dataa(\multiplier|datapath|multiplier|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|controlpath|myDFF4|int_q~q ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\mantissaRegisterB|perbitloop:4:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hABA8;
defparam \multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (((\multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q )))) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & ((\multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// (\mantissaRegisterB|perbitloop:3:dFF_i|int_q~q ))))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(\mantissaRegisterB|perbitloop:3:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|multiplier|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hF0E4;
defparam \multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (((\multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q )))) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & ((\multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// (\mantissaRegisterB|perbitloop:2:dFF_i|int_q~q ))))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(\mantissaRegisterB|perbitloop:2:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|multiplier|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hF0E4;
defparam \multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \multiplier|controlpath|int_nextState3~0 (
// Equation(s):
// \multiplier|controlpath|int_nextState3~0_combout  = (\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q  & (!\multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// (\multiplier|controlpath|myDFF2|int_q~q ))) # (!\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q  & (((!\multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q~q  & \multiplier|controlpath|myDFF2|int_q~q )) 
// # (!\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout )))

	.dataa(\multiplier|datapath|multiplier|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|multiplier|perbitloop:1:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|controlpath|myDFF2|int_q~q ),
	.datad(\multiplier|datapath|multiplier|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cin(gnd),
	.combout(\multiplier|controlpath|int_nextState3~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|controlpath|int_nextState3~0 .lut_mask = 16'h3075;
defparam \multiplier|controlpath|int_nextState3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \multiplier|controlpath|int_nextState3~1 (
// Equation(s):
// \multiplier|controlpath|int_nextState3~1_combout  = (\multiplier|controlpath|int_nextState3~0_combout  & (!\i_reset~input_o  & \multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0_combout ))

	.dataa(gnd),
	.datab(\multiplier|controlpath|int_nextState3~0_combout ),
	.datac(\i_reset~input_o ),
	.datad(\multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0_combout ),
	.cin(gnd),
	.combout(\multiplier|controlpath|int_nextState3~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|controlpath|int_nextState3~1 .lut_mask = 16'h0C00;
defparam \multiplier|controlpath|int_nextState3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N15
dffeas \multiplier|controlpath|myDFF3|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|controlpath|int_nextState3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|controlpath|myDFF3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|controlpath|myDFF3|int_q .is_wysiwyg = "true";
defparam \multiplier|controlpath|myDFF3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \multiplier|controlpath|int_nextState5 (
// Equation(s):
// \multiplier|controlpath|int_nextState5~combout  = (!\i_reset~input_o  & (!\multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0_combout  & ((\multiplier|controlpath|myDFF3|int_q~q ) # (\multiplier|controlpath|myDFF4|int_q~q ))))

	.dataa(\i_reset~input_o ),
	.datab(\multiplier|datapath|comparator|cmp_loop:1:cmp_i|o_gt~0_combout ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|controlpath|int_nextState5~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|controlpath|int_nextState5 .lut_mask = 16'h1110;
defparam \multiplier|controlpath|int_nextState5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N3
dffeas \multiplier|controlpath|myDFF5|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|controlpath|int_nextState5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|controlpath|myDFF5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|controlpath|myDFF5|int_q .is_wysiwyg = "true";
defparam \multiplier|controlpath|myDFF5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \multiplier|controlpath|int_nextState6 (
// Equation(s):
// \multiplier|controlpath|int_nextState6~combout  = (!\i_reset~input_o  & \multiplier|controlpath|myDFF5|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_reset~input_o ),
	.datad(\multiplier|controlpath|myDFF5|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|controlpath|int_nextState6~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|controlpath|int_nextState6 .lut_mask = 16'h0F00;
defparam \multiplier|controlpath|int_nextState6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \multiplier|controlpath|myDFF6|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|controlpath|int_nextState6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|controlpath|myDFF6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|controlpath|myDFF6|int_q .is_wysiwyg = "true";
defparam \multiplier|controlpath|myDFF6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \controlUnit|int_nextState3~0 (
// Equation(s):
// \controlUnit|int_nextState3~0_combout  = (!\i_reset~input_o  & ((\controlUnit|myDFF2|int_q~q ) # ((\controlUnit|myDFF3|int_q~q  & !\multiplier|controlpath|myDFF6|int_q~q ))))

	.dataa(\i_reset~input_o ),
	.datab(\controlUnit|myDFF2|int_q~q ),
	.datac(\controlUnit|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF6|int_q~q ),
	.cin(gnd),
	.combout(\controlUnit|int_nextState3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|int_nextState3~0 .lut_mask = 16'h4454;
defparam \controlUnit|int_nextState3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \controlUnit|myDFF3|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\controlUnit|int_nextState3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit|myDFF3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit|myDFF3|int_q .is_wysiwyg = "true";
defparam \controlUnit|myDFF3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \controlUnit|int_nextState4~0 (
// Equation(s):
// \controlUnit|int_nextState4~0_combout  = (\controlUnit|myDFF3|int_q~q  & (!\i_reset~input_o  & \multiplier|controlpath|myDFF6|int_q~q ))

	.dataa(gnd),
	.datab(\controlUnit|myDFF3|int_q~q ),
	.datac(\i_reset~input_o ),
	.datad(\multiplier|controlpath|myDFF6|int_q~q ),
	.cin(gnd),
	.combout(\controlUnit|int_nextState4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|int_nextState4~0 .lut_mask = 16'h0C00;
defparam \controlUnit|int_nextState4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \controlUnit|myDFF4|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\controlUnit|int_nextState4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit|myDFF4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit|myDFF4|int_q .is_wysiwyg = "true";
defparam \controlUnit|myDFF4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \controlUnit|int_nextState5 (
// Equation(s):
// \controlUnit|int_nextState5~combout  = (\controlUnit|myDFF4|int_q~q  & !\i_reset~input_o )

	.dataa(\controlUnit|myDFF4|int_q~q ),
	.datab(gnd),
	.datac(\i_reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\controlUnit|int_nextState5~combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|int_nextState5 .lut_mask = 16'h0A0A;
defparam \controlUnit|int_nextState5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \controlUnit|myDFF5|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\controlUnit|int_nextState5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit|myDFF5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit|myDFF5|int_q .is_wysiwyg = "true";
defparam \controlUnit|myDFF5|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \i_mantissaA[5]~input (
	.i(i_mantissaA[5]),
	.ibar(gnd),
	.o(\i_mantissaA[5]~input_o ));
// synopsys translate_off
defparam \i_mantissaA[5]~input .bus_hold = "false";
defparam \i_mantissaA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \mantissaRegisterA|perbitloop:6:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaRegisterA|perbitloop:6:dFF_i|int_q~feeder_combout  = \i_mantissaA[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_mantissaA[5]~input_o ),
	.cin(gnd),
	.combout(\mantissaRegisterA|perbitloop:6:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:6:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaRegisterA|perbitloop:6:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \mantissaRegisterA|perbitloop:6:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaRegisterA|perbitloop:6:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterA|perbitloop:6:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:6:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterA|perbitloop:6:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \i_mantissaA[2]~input (
	.i(i_mantissaA[2]),
	.ibar(gnd),
	.o(\i_mantissaA[2]~input_o ));
// synopsys translate_off
defparam \i_mantissaA[2]~input .bus_hold = "false";
defparam \i_mantissaA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \mantissaRegisterA|perbitloop:3:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaRegisterA|perbitloop:3:dFF_i|int_q~feeder_combout  = \i_mantissaA[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_mantissaA[2]~input_o ),
	.cin(gnd),
	.combout(\mantissaRegisterA|perbitloop:3:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:3:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaRegisterA|perbitloop:3:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \mantissaRegisterA|perbitloop:3:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaRegisterA|perbitloop:3:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterA|perbitloop:3:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:3:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterA|perbitloop:3:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \i_mantissaA[0]~input (
	.i(i_mantissaA[0]),
	.ibar(gnd),
	.o(\i_mantissaA[0]~input_o ));
// synopsys translate_off
defparam \i_mantissaA[0]~input .bus_hold = "false";
defparam \i_mantissaA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \mantissaRegisterA|perbitloop:1:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaRegisterA|perbitloop:1:dFF_i|int_q~feeder_combout  = \i_mantissaA[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_mantissaA[0]~input_o ),
	.cin(gnd),
	.combout(\mantissaRegisterA|perbitloop:1:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:1:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaRegisterA|perbitloop:1:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \mantissaRegisterA|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaRegisterA|perbitloop:1:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterA|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterA|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \multiplier|datapath|multiplicand|mux_1|int_Value0 (
// Equation(s):
// \multiplier|datapath|multiplicand|mux_1|int_Value0~combout  = (!\multiplier|controlpath|myDFF4|int_q~q  & (!\multiplier|controlpath|myDFF3|int_q~q  & \mantissaRegisterA|perbitloop:1:dFF_i|int_q~q ))

	.dataa(\multiplier|controlpath|myDFF4|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\mantissaRegisterA|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|mux_1|int_Value0~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|mux_1|int_Value0 .lut_mask = 16'h0500;
defparam \multiplier|datapath|multiplicand|mux_1|int_Value0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|mux_1|int_Value0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \i_mantissaA[1]~input (
	.i(i_mantissaA[1]),
	.ibar(gnd),
	.o(\i_mantissaA[1]~input_o ));
// synopsys translate_off
defparam \i_mantissaA[1]~input .bus_hold = "false";
defparam \i_mantissaA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \mantissaRegisterA|perbitloop:2:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaRegisterA|perbitloop:2:dFF_i|int_q~feeder_combout  = \i_mantissaA[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_mantissaA[1]~input_o ),
	.cin(gnd),
	.combout(\mantissaRegisterA|perbitloop:2:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:2:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaRegisterA|perbitloop:2:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \mantissaRegisterA|perbitloop:2:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaRegisterA|perbitloop:2:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterA|perbitloop:2:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:2:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterA|perbitloop:2:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (\multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q )) # (!\multiplier|controlpath|myDFF3|int_q~q  & 
// ((\multiplier|controlpath|myDFF4|int_q~q  & (\multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q )) # (!\multiplier|controlpath|myDFF4|int_q~q  & ((\mantissaRegisterA|perbitloop:2:dFF_i|int_q~q )))))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(\multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q ),
	.datac(\mantissaRegisterA|perbitloop:2:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF4|int_q~q  & (((\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q )))) # 
// (!\multiplier|controlpath|myDFF4|int_q~q  & ((\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\multiplier|controlpath|myDFF3|int_q~q  & 
// (\mantissaRegisterA|perbitloop:3:dFF_i|int_q~q ))))

	.dataa(\multiplier|controlpath|myDFF4|int_q~q ),
	.datab(\mantissaRegisterA|perbitloop:3:dFF_i|int_q~q ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hFE04;
defparam \multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \i_mantissaA[3]~input (
	.i(i_mantissaA[3]),
	.ibar(gnd),
	.o(\i_mantissaA[3]~input_o ));
// synopsys translate_off
defparam \i_mantissaA[3]~input .bus_hold = "false";
defparam \i_mantissaA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \mantissaRegisterA|perbitloop:4:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaRegisterA|perbitloop:4:dFF_i|int_q~feeder_combout  = \i_mantissaA[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_mantissaA[3]~input_o ),
	.cin(gnd),
	.combout(\mantissaRegisterA|perbitloop:4:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:4:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaRegisterA|perbitloop:4:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \mantissaRegisterA|perbitloop:4:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaRegisterA|perbitloop:4:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterA|perbitloop:4:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:4:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterA|perbitloop:4:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q )) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q )) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// ((\mantissaRegisterA|perbitloop:4:dFF_i|int_q~q )))))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\mantissaRegisterA|perbitloop:4:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \i_mantissaA[4]~input (
	.i(i_mantissaA[4]),
	.ibar(gnd),
	.o(\i_mantissaA[4]~input_o ));
// synopsys translate_off
defparam \i_mantissaA[4]~input .bus_hold = "false";
defparam \i_mantissaA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \mantissaRegisterA|perbitloop:5:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_mantissaA[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterA|perbitloop:5:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:5:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterA|perbitloop:5:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q )) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q )) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// ((\mantissaRegisterA|perbitloop:5:dFF_i|int_q~q )))))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\mantissaRegisterA|perbitloop:5:dFF_i|int_q~q ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hAAAC;
defparam \multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (((\multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q )))) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & ((\multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// (\mantissaRegisterA|perbitloop:6:dFF_i|int_q~q ))))

	.dataa(\mantissaRegisterA|perbitloop:6:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hCCCA;
defparam \multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \i_mantissaA[6]~input (
	.i(i_mantissaA[6]),
	.ibar(gnd),
	.o(\i_mantissaA[6]~input_o ));
// synopsys translate_off
defparam \i_mantissaA[6]~input .bus_hold = "false";
defparam \i_mantissaA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneive_lcell_comb \mantissaRegisterA|perbitloop:7:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaRegisterA|perbitloop:7:dFF_i|int_q~feeder_combout  = \i_mantissaA[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_mantissaA[6]~input_o ),
	.cin(gnd),
	.combout(\mantissaRegisterA|perbitloop:7:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:7:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaRegisterA|perbitloop:7:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N27
dffeas \mantissaRegisterA|perbitloop:7:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaRegisterA|perbitloop:7:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterA|perbitloop:7:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:7:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterA|perbitloop:7:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q )) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q )) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// ((\mantissaRegisterA|perbitloop:7:dFF_i|int_q~q )))))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\mantissaRegisterA|perbitloop:7:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N23
dffeas \multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \i_mantissaA[7]~input (
	.i(i_mantissaA[7]),
	.ibar(gnd),
	.o(\i_mantissaA[7]~input_o ));
// synopsys translate_off
defparam \i_mantissaA[7]~input .bus_hold = "false";
defparam \i_mantissaA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \mantissaRegisterA|perbitloop:8:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_mantissaA[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaRegisterA|perbitloop:8:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaRegisterA|perbitloop:8:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaRegisterA|perbitloop:8:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\multiplier|controlpath|myDFF3|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q )) # 
// (!\multiplier|controlpath|myDFF3|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q )) # (!\multiplier|controlpath|myDFF4|int_q~q  & 
// ((\mantissaRegisterA|perbitloop:8:dFF_i|int_q~q )))))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\mantissaRegisterA|perbitloop:8:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:9:mux_i|o_Value (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:9:mux_i|o_Value~combout  = (\multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ) # ((!\multiplier|controlpath|myDFF3|int_q~q  & !\multiplier|controlpath|myDFF4|int_q~q ))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:9:mux_i|o_Value~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:9:mux_i|o_Value .lut_mask = 16'hF0F5;
defparam \multiplier|datapath|multiplicand|perbitloop:9:mux_i|o_Value .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:9:mux_i|o_Value~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:10:mux_i|int_Value1 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:10:mux_i|int_Value1~combout  = (\multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|controlpath|myDFF3|int_q~q ) # (\multiplier|controlpath|myDFF4|int_q~q )))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:10:mux_i|int_Value1~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:10:mux_i|int_Value1 .lut_mask = 16'hF0A0;
defparam \multiplier|datapath|multiplicand|perbitloop:10:mux_i|int_Value1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:10:mux_i|int_Value1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:11:mux_i|int_Value1 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:11:mux_i|int_Value1~combout  = (\multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|controlpath|myDFF3|int_q~q ) # (\multiplier|controlpath|myDFF4|int_q~q )))

	.dataa(gnd),
	.datab(\multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:11:mux_i|int_Value1~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:11:mux_i|int_Value1 .lut_mask = 16'hCCC0;
defparam \multiplier|datapath|multiplicand|perbitloop:11:mux_i|int_Value1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:11:mux_i|int_Value1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:12:mux_i|int_Value1 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:12:mux_i|int_Value1~combout  = (\multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|controlpath|myDFF3|int_q~q ) # (\multiplier|controlpath|myDFF4|int_q~q )))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:12:mux_i|int_Value1~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:12:mux_i|int_Value1 .lut_mask = 16'hF0A0;
defparam \multiplier|datapath|multiplicand|perbitloop:12:mux_i|int_Value1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:12:mux_i|int_Value1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:13:mux_i|int_Value1 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:13:mux_i|int_Value1~combout  = (\multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|controlpath|myDFF3|int_q~q ) # (\multiplier|controlpath|myDFF4|int_q~q )))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:13:mux_i|int_Value1~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:13:mux_i|int_Value1 .lut_mask = 16'hF0A0;
defparam \multiplier|datapath|multiplicand|perbitloop:13:mux_i|int_Value1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:13:mux_i|int_Value1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:14:mux_i|int_Value1 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:14:mux_i|int_Value1~combout  = (\multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q ) # (\multiplier|controlpath|myDFF3|int_q~q )))

	.dataa(\multiplier|controlpath|myDFF4|int_q~q ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:14:mux_i|int_Value1~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:14:mux_i|int_Value1 .lut_mask = 16'hC8C8;
defparam \multiplier|datapath|multiplicand|perbitloop:14:mux_i|int_Value1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:14:mux_i|int_Value1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:15:mux_i|int_Value1 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:15:mux_i|int_Value1~combout  = (\multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|controlpath|myDFF3|int_q~q ) # (\multiplier|controlpath|myDFF4|int_q~q )))

	.dataa(\multiplier|controlpath|myDFF3|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:15:mux_i|int_Value1~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:15:mux_i|int_Value1 .lut_mask = 16'hF0A0;
defparam \multiplier|datapath|multiplicand|perbitloop:15:mux_i|int_Value1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:15:mux_i|int_Value1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:16:mux_i|int_Value1 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:16:mux_i|int_Value1~combout  = (\multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|controlpath|myDFF3|int_q~q ) # (\multiplier|controlpath|myDFF4|int_q~q )))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:16:mux_i|int_Value1~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:16:mux_i|int_Value1 .lut_mask = 16'hAAA0;
defparam \multiplier|datapath|multiplicand|perbitloop:16:mux_i|int_Value1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:16:mux_i|int_Value1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:17:mux_i|int_Value1 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:17:mux_i|int_Value1~combout  = (\multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|controlpath|myDFF3|int_q~q ) # (\multiplier|controlpath|myDFF4|int_q~q )))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:17:mux_i|int_Value1~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:17:mux_i|int_Value1 .lut_mask = 16'hAAA0;
defparam \multiplier|datapath|multiplicand|perbitloop:17:mux_i|int_Value1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N21
dffeas \multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:17:mux_i|int_Value1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:13:addr_i|o_sum~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:13:addr_i|o_sum~0_combout  = \multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:13:addr_i|o_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:13:addr_i|o_sum~0 .lut_mask = 16'h0FF0;
defparam \multiplier|datapath|adder|adderloop:13:addr_i|o_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:9:addr_i|o_sum~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:9:addr_i|o_sum~0_combout  = \multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(\multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:9:addr_i|o_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:9:addr_i|o_sum~0 .lut_mask = 16'h33CC;
defparam \multiplier|datapath|adder|adderloop:9:addr_i|o_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \multiplier|datapath|productReg|reg1|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \multiplier|datapath|productReg|reg1|perbitloop:1:mux_i|o_Value~0_combout  = \multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q~q  $ (((\multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q  & \multiplier|controlpath|myDFF4|int_q~q 
// )))

	.dataa(gnd),
	.datab(\multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|controlpath|myDFF4|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|productReg|reg1|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'h3CF0;
defparam \multiplier|datapath|productReg|reg1|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N5
dffeas \multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|productReg|reg1|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:1:addr_i|o_sum~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:1:addr_i|o_sum~0_combout  = \multiplier|datapath|productReg|reg1|perbitloop:2:dFF_i|int_q~q  $ (\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q  $ 
// (((\multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q ))))

	.dataa(\multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:2:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:1:addr_i|o_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:1:addr_i|o_sum~0 .lut_mask = 16'h8778;
defparam \multiplier|datapath|adder|adderloop:1:addr_i|o_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0 (
// Equation(s):
// \multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout  = (\multiplier|controlpath|myDFF4|int_q~q ) # (\multiplier|controlpath|myDFF1|int_q~q )

	.dataa(\multiplier|controlpath|myDFF4|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplier|controlpath|myDFF1|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0 .lut_mask = 16'hFFAA;
defparam \multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N3
dffeas \multiplier|datapath|productReg|reg1|perbitloop:2:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:1:addr_i|o_sum~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:2:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:2:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:2:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout  = (\multiplier|datapath|productReg|reg1|perbitloop:2:dFF_i|int_q~q  & ((\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ) # 
// ((\multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q~q )))) # (!\multiplier|datapath|productReg|reg1|perbitloop:2:dFF_i|int_q~q  & 
// (\multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q~q )))

	.dataa(\multiplier|datapath|multiplicand|reg_1|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|productReg|reg1|perbitloop:2:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|multiplicand|perbitloop:2:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0 .lut_mask = 16'hE8C0;
defparam \multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:2:addr_i|o_sum~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:2:addr_i|o_sum~0_combout  = \multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout  $ (\multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q~q  $ 
// (\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ))

	.dataa(gnd),
	.datab(\multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:2:addr_i|o_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:2:addr_i|o_sum~0 .lut_mask = 16'hC33C;
defparam \multiplier|datapath|adder|adderloop:2:addr_i|o_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:2:addr_i|o_sum~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:3:addr_i|o_sum~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:3:addr_i|o_sum~0_combout  = \multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q  $ (((\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// ((\multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout ) # (\multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q~q ))) # (!\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// (\multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout  & \multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q~q ))))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout ),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:3:addr_i|o_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:3:addr_i|o_sum~0 .lut_mask = 16'h566A;
defparam \multiplier|datapath|adder|adderloop:3:addr_i|o_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:3:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:3:addr_i|o_sum~combout  = \multiplier|datapath|adder|adderloop:3:addr_i|o_sum~0_combout  $ (\multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q~q )

	.dataa(\multiplier|datapath|adder|adderloop:3:addr_i|o_sum~0_combout ),
	.datab(gnd),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:3:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:3:addr_i|o_sum .lut_mask = 16'h5A5A;
defparam \multiplier|datapath|adder|adderloop:3:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:3:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0_combout  = (\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0 .lut_mask = 16'hF000;
defparam \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~1 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~1_combout  = (\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:4:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:4:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~1 .lut_mask = 16'hFFF0;
defparam \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2_combout  = (\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~1_combout  & ((\multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q~q  & 
// ((\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout ))) # (!\multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q~q  & 
// (\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout ))))

	.dataa(\multiplier|datapath|productReg|reg1|perbitloop:3:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:3:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~1_combout ),
	.datad(\multiplier|datapath|adder|adderloop:1:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2 .lut_mask = 16'hE080;
defparam \multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:4:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:4:addr_i|o_sum~combout  = \multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:5:dFF_i|int_q~q  $ 
// (((\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2_combout ) # (\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0_combout ))))

	.dataa(\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2_combout ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:5:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:4:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:4:addr_i|o_sum .lut_mask = 16'hC396;
defparam \multiplier|datapath|adder|adderloop:4:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N9
dffeas \multiplier|datapath|productReg|reg1|perbitloop:5:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:4:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:5:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:5:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:5:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout  = (\multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0_combout ) # 
// ((\multiplier|datapath|productReg|reg1|perbitloop:5:dFF_i|int_q~q ) # (\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2_combout )))) # (!\multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// (\multiplier|datapath|productReg|reg1|perbitloop:5:dFF_i|int_q~q  & ((\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0_combout ) # (\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2_combout ))))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:5:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~0_combout ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:5:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:3:addr_i|o_carry~2_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0 .lut_mask = 16'hFAE8;
defparam \multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:6:addr_i|o_sum~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:6:addr_i|o_sum~0_combout  = \multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q~q  $ (\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:6:addr_i|o_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:6:addr_i|o_sum~0 .lut_mask = 16'h0FF0;
defparam \multiplier|datapath|adder|adderloop:6:addr_i|o_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:5:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:5:addr_i|o_sum~combout  = \multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout  $ (\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q  $ 
// (\multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q~q ))

	.dataa(\multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:5:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:5:addr_i|o_sum .lut_mask = 16'h9696;
defparam \multiplier|datapath|adder|adderloop:5:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:5:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:6:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:6:addr_i|o_sum~combout  = \multiplier|datapath|adder|adderloop:6:addr_i|o_sum~0_combout  $ (((\multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout  & 
// ((\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q~q ))) # (!\multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout  & 
// (\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q~q ))))

	.dataa(\multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|adder|adderloop:6:addr_i|o_sum~0_combout ),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:6:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:6:addr_i|o_sum .lut_mask = 16'h1E78;
defparam \multiplier|datapath|adder|adderloop:6:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:6:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0_combout  = (\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0 .lut_mask = 16'hF000;
defparam \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~1 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~1_combout  = (\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:7:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:7:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~1 .lut_mask = 16'hFFF0;
defparam \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2_combout  = (\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~1_combout  & ((\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// ((\multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q~q ) # (\multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout ))) # (!\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// (\multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q~q  & \multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout ))))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:6:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|productReg|reg1|perbitloop:6:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~1_combout ),
	.datad(\multiplier|datapath|adder|adderloop:4:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2 .lut_mask = 16'hE080;
defparam \multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:7:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:7:addr_i|o_sum~combout  = \multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:8:dFF_i|int_q~q  $ 
// (((\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0_combout ) # (\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2_combout ))))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0_combout ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:8:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:7:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:7:addr_i|o_sum .lut_mask = 16'hA596;
defparam \multiplier|datapath|adder|adderloop:7:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \multiplier|datapath|productReg|reg1|perbitloop:8:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:7:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:8:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:8:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:8:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout  = (\multiplier|datapath|productReg|reg1|perbitloop:8:dFF_i|int_q~q  & ((\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0_combout ) # 
// ((\multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2_combout )))) # (!\multiplier|datapath|productReg|reg1|perbitloop:8:dFF_i|int_q~q  & 
// (\multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0_combout ) # (\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2_combout ))))

	.dataa(\multiplier|datapath|productReg|reg1|perbitloop:8:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~0_combout ),
	.datac(\multiplier|datapath|multiplicand|perbitloop:8:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:6:addr_i|o_carry~2_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0 .lut_mask = 16'hFAE8;
defparam \multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:8:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:8:addr_i|o_sum~combout  = \multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q  $ 
// (\multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout ))

	.dataa(gnd),
	.datab(\multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:8:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:8:addr_i|o_sum .lut_mask = 16'hC33C;
defparam \multiplier|datapath|adder|adderloop:8:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:8:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:9:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:9:addr_i|o_sum~combout  = \multiplier|datapath|adder|adderloop:9:addr_i|o_sum~0_combout  $ (((\multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q  & 
// ((\multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout ))) # (!\multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q  & 
// (\multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout ))))

	.dataa(\multiplier|datapath|adder|adderloop:9:addr_i|o_sum~0_combout ),
	.datab(\multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:9:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:9:addr_i|o_sum .lut_mask = 16'h566A;
defparam \multiplier|datapath|adder|adderloop:9:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:9:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0_combout  = (\multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(\multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0 .lut_mask = 16'hCC00;
defparam \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~1 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~1_combout  = (\multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(\multiplier|datapath|multiplicand|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~1 .lut_mask = 16'hFFCC;
defparam \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2_combout  = (\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~1_combout  & ((\multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// ((\multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q ) # (\multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout ))) # (!\multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// (\multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q  & \multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout ))))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~1_combout ),
	.datad(\multiplier|datapath|adder|adderloop:7:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2 .lut_mask = 16'hE080;
defparam \multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:10:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:10:addr_i|o_sum~combout  = \multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q~q  $ 
// (((\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0_combout ) # (\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2_combout ))))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0_combout ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:10:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:10:addr_i|o_sum .lut_mask = 16'hA596;
defparam \multiplier|datapath|adder|adderloop:10:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:10:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0_combout  = (\multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q~q ) # 
// ((\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0_combout ) # (\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2_combout )))) # (!\multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// (\multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q~q  & ((\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0_combout ) # (\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2_combout ))))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~0_combout ),
	.datad(\multiplier|datapath|adder|adderloop:9:addr_i|o_carry~2_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0 .lut_mask = 16'hEEE8;
defparam \multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:11:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:11:addr_i|o_sum~combout  = \multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q~q  $ 
// (\multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0_combout ))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:11:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:11:addr_i|o_sum .lut_mask = 16'hA55A;
defparam \multiplier|datapath|adder|adderloop:11:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:11:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout  = (\multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q~q  & ((\multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ) # 
// (\multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0_combout ))) # (!\multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// \multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0_combout ))

	.dataa(\multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:10:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0 .lut_mask = 16'hFAA0;
defparam \multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:12:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:12:addr_i|o_sum~combout  = \multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q  $ 
// (\multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout ))

	.dataa(gnd),
	.datab(\multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:12:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:12:addr_i|o_sum .lut_mask = 16'hC33C;
defparam \multiplier|datapath|adder|adderloop:12:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:12:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:13:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:13:addr_i|o_sum~combout  = \multiplier|datapath|adder|adderloop:13:addr_i|o_sum~0_combout  $ (((\multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// ((\multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q ) # (\multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout ))) # (!\multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// (\multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q  & \multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout ))))

	.dataa(\multiplier|datapath|adder|adderloop:13:addr_i|o_sum~0_combout ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:13:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:13:addr_i|o_sum .lut_mask = 16'h566A;
defparam \multiplier|datapath|adder|adderloop:13:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:13:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0_combout  = (\multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(\multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0 .lut_mask = 16'hCC00;
defparam \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~1 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~1_combout  = (\multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~1_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~1 .lut_mask = 16'hFFF0;
defparam \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2_combout  = (\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~1_combout  & ((\multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// ((\multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q ) # (\multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout ))) # (!\multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// (\multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q  & \multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout ))))

	.dataa(\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~1_combout ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:11:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2 .lut_mask = 16'hA880;
defparam \multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:14:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:14:addr_i|o_sum~combout  = \multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q~q  $ 
// (((\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0_combout ) # (\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2_combout ))))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0_combout ),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:14:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:14:addr_i|o_sum .lut_mask = 16'hA596;
defparam \multiplier|datapath|adder|adderloop:14:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:14:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0_combout  = (\multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q~q  & ((\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0_combout ) # 
// ((\multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2_combout )))) # (!\multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q~q  & 
// (\multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0_combout ) # (\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2_combout ))))

	.dataa(\multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~0_combout ),
	.datac(\multiplier|datapath|multiplicand|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:13:addr_i|o_carry~2_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0 .lut_mask = 16'hFAE8;
defparam \multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:15:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:15:addr_i|o_sum~combout  = \multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q~q  $ 
// (\multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0_combout ))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:15:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:15:addr_i|o_sum .lut_mask = 16'hA55A;
defparam \multiplier|datapath|adder|adderloop:15:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:15:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0_combout  = (\multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q~q  & ((\multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ) # 
// (\multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0_combout ))) # (!\multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q~q  & (\multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q  & 
// \multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0_combout ))

	.dataa(gnd),
	.datab(\multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q~q ),
	.datac(\multiplier|datapath|multiplicand|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:14:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0 .lut_mask = 16'hFCC0;
defparam \multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:16:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:16:addr_i|o_sum~combout  = \multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~q  $ 
// (\multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0_combout ))

	.dataa(\multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:16:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:16:addr_i|o_sum .lut_mask = 16'hA55A;
defparam \multiplier|datapath|adder|adderloop:16:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:16:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneive_lcell_comb \multiplier|datapath|multiplicand|perbitloop:18:mux_i|int_Value1 (
// Equation(s):
// \multiplier|datapath|multiplicand|perbitloop:18:mux_i|int_Value1~combout  = (\multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q  & ((\multiplier|controlpath|myDFF4|int_q~q ) # (\multiplier|controlpath|myDFF3|int_q~q )))

	.dataa(\multiplier|controlpath|myDFF4|int_q~q ),
	.datab(\multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\multiplier|controlpath|myDFF3|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\multiplier|datapath|multiplicand|perbitloop:18:mux_i|int_Value1~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:18:mux_i|int_Value1 .lut_mask = 16'hC8C8;
defparam \multiplier|datapath|multiplicand|perbitloop:18:mux_i|int_Value1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \multiplier|datapath|multiplicand|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|multiplicand|perbitloop:18:mux_i|int_Value1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|datapath|multiplier|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|multiplicand|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|multiplicand|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|multiplicand|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:17:addr_i|o_sum~0 (
// Equation(s):
// \multiplier|datapath|adder|adderloop:17:addr_i|o_sum~0_combout  = \multiplier|datapath|multiplicand|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q  $ (\multiplier|datapath|productReg|reg1|perbitloop:18:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\multiplier|datapath|multiplicand|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:18:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:17:addr_i|o_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:17:addr_i|o_sum~0 .lut_mask = 16'h0FF0;
defparam \multiplier|datapath|adder|adderloop:17:addr_i|o_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \multiplier|datapath|adder|adderloop:17:addr_i|o_sum (
// Equation(s):
// \multiplier|datapath|adder|adderloop:17:addr_i|o_sum~combout  = \multiplier|datapath|adder|adderloop:17:addr_i|o_sum~0_combout  $ (((\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~q  & 
// ((\multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q ) # (\multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0_combout ))) # (!\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~q  & 
// (\multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q  & \multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0_combout ))))

	.dataa(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~q ),
	.datab(\multiplier|datapath|adder|adderloop:17:addr_i|o_sum~0_combout ),
	.datac(\multiplier|datapath|multiplicand|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\multiplier|datapath|adder|adderloop:15:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\multiplier|datapath|adder|adderloop:17:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|adder|adderloop:17:addr_i|o_sum .lut_mask = 16'h366C;
defparam \multiplier|datapath|adder|adderloop:17:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \multiplier|datapath|productReg|reg1|perbitloop:18:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|adder|adderloop:17:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\multiplier|controlpath|myDFF1|int_q~q ),
	.sload(gnd),
	.ena(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|productReg|reg1|perbitloop:18:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|productReg|reg1|perbitloop:18:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|productReg|reg1|perbitloop:18:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~feeder (
// Equation(s):
// \multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~feeder_combout  = \multiplier|datapath|productReg|reg1|perbitloop:18:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:18:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|controlpath|myDFF5|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\controlUnit|myDFF4|int_q~q  & (\multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~q )) # (!\controlUnit|myDFF4|int_q~q  & 
// ((\mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q )))

	.dataa(\multiplier|datapath|outputReg|perbitloop:18:dFF_i|int_q~q ),
	.datab(\controlUnit|myDFF4|int_q~q ),
	.datac(\mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hB8B8;
defparam \mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \controlUnit|int_nextState7~0 (
// Equation(s):
// \controlUnit|int_nextState7~0_combout  = (\controlUnit|myDFF5|int_q~q  & (!\i_reset~input_o  & \mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ))

	.dataa(\controlUnit|myDFF5|int_q~q ),
	.datab(gnd),
	.datac(\i_reset~input_o ),
	.datad(\mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\controlUnit|int_nextState7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|int_nextState7~0 .lut_mask = 16'h0A00;
defparam \controlUnit|int_nextState7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \controlUnit|myDFF7|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\controlUnit|int_nextState7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit|myDFF7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit|myDFF7|int_q .is_wysiwyg = "true";
defparam \controlUnit|myDFF7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controlUnit|myDFF7|int_q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \controlUnit|int_nextState6~0 (
// Equation(s):
// \controlUnit|int_nextState6~0_combout  = (!\i_reset~input_o  & ((\controlUnit|myDFF7|int_q~q ) # ((\controlUnit|myDFF5|int_q~q  & !\mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ))))

	.dataa(\controlUnit|myDFF5|int_q~q ),
	.datab(\mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(\i_reset~input_o ),
	.datad(\controlUnit|myDFF7|int_q~q ),
	.cin(gnd),
	.combout(\controlUnit|int_nextState6~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|int_nextState6~0 .lut_mask = 16'h0F02;
defparam \controlUnit|int_nextState6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \controlUnit|myDFF6|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\controlUnit|int_nextState6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit|myDFF6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit|myDFF6|int_q .is_wysiwyg = "true";
defparam \controlUnit|myDFF6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \controlUnit|int_nextState0 (
// Equation(s):
// \controlUnit|int_nextState0~combout  = (\i_reset~input_o ) # (\controlUnit|myDFF6|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_reset~input_o ),
	.datad(\controlUnit|myDFF6|int_q~q ),
	.cin(gnd),
	.combout(\controlUnit|int_nextState0~combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|int_nextState0 .lut_mask = 16'hFFF0;
defparam \controlUnit|int_nextState0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \controlUnit|myDFF0|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\controlUnit|int_nextState0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controlUnit|myDFF0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controlUnit|myDFF0|int_q .is_wysiwyg = "true";
defparam \controlUnit|myDFF0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \signRegisterB|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_signB[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signRegisterB|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signRegisterB|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \signRegisterB|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N15
cycloneive_io_ibuf \i_signA[0]~input (
	.i(i_signA[0]),
	.ibar(gnd),
	.o(\i_signA[0]~input_o ));
// synopsys translate_off
defparam \i_signA[0]~input .bus_hold = "false";
defparam \i_signA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \signRegisterA|perbitloop:1:dFF_i|int_q~feeder (
// Equation(s):
// \signRegisterA|perbitloop:1:dFF_i|int_q~feeder_combout  = \i_signA[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_signA[0]~input_o ),
	.cin(gnd),
	.combout(\signRegisterA|perbitloop:1:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \signRegisterA|perbitloop:1:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \signRegisterA|perbitloop:1:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \signRegisterA|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\signRegisterA|perbitloop:1:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signRegisterA|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signRegisterA|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \signRegisterA|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \int_signCurrent[0] (
// Equation(s):
// int_signCurrent[0] = \signRegisterB|perbitloop:1:dFF_i|int_q~q  $ (\signRegisterA|perbitloop:1:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\signRegisterB|perbitloop:1:dFF_i|int_q~q ),
	.datad(\signRegisterA|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(int_signCurrent[0]),
	.cout());
// synopsys translate_off
defparam \int_signCurrent[0] .lut_mask = 16'h0FF0;
defparam \int_signCurrent[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \signFinalRegister|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(int_signCurrent[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signFinalRegister|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signFinalRegister|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \signFinalRegister|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N1
cycloneive_io_ibuf \i_exponentA[0]~input (
	.i(i_exponentA[0]),
	.ibar(gnd),
	.o(\i_exponentA[0]~input_o ));
// synopsys translate_off
defparam \i_exponentA[0]~input .bus_hold = "false";
defparam \i_exponentA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \exponentRegisterA|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentA[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterA|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterA|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterA|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \operand1Mux|perbitloop:0:bit_i|o_Value~0 (
// Equation(s):
// \operand1Mux|perbitloop:0:bit_i|o_Value~0_combout  = (\controlUnit|myDFF2|int_q~q  & (\exponentCurrentRegister|perbitloop:1:dFF_i|int_q~q )) # (!\controlUnit|myDFF2|int_q~q  & ((\controlUnit|myDFF7|int_q~q  & 
// (\exponentCurrentRegister|perbitloop:1:dFF_i|int_q~q )) # (!\controlUnit|myDFF7|int_q~q  & ((\exponentRegisterA|perbitloop:1:dFF_i|int_q~q )))))

	.dataa(\controlUnit|myDFF2|int_q~q ),
	.datab(\exponentCurrentRegister|perbitloop:1:dFF_i|int_q~q ),
	.datac(\exponentRegisterA|perbitloop:1:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF7|int_q~q ),
	.cin(gnd),
	.combout(\operand1Mux|perbitloop:0:bit_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \operand1Mux|perbitloop:0:bit_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \operand1Mux|perbitloop:0:bit_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \i_exponentB[0]~input (
	.i(i_exponentB[0]),
	.ibar(gnd),
	.o(\i_exponentB[0]~input_o ));
// synopsys translate_off
defparam \i_exponentB[0]~input .bus_hold = "false";
defparam \i_exponentB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \exponentRegisterB|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentB[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterB|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterB|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterB|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \exponentAdder|addr0|int_axorb (
// Equation(s):
// \exponentAdder|addr0|int_axorb~combout  = \operand1Mux|perbitloop:0:bit_i|o_Value~0_combout  $ (((\controlUnit|myDFF2|int_q~q ) # ((\controlUnit|myDFF7|int_q~q ) # (\exponentRegisterB|perbitloop:1:dFF_i|int_q~q ))))

	.dataa(\controlUnit|myDFF2|int_q~q ),
	.datab(\operand1Mux|perbitloop:0:bit_i|o_Value~0_combout ),
	.datac(\controlUnit|myDFF7|int_q~q ),
	.datad(\exponentRegisterB|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\exponentAdder|addr0|int_axorb~combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|addr0|int_axorb .lut_mask = 16'h3336;
defparam \exponentAdder|addr0|int_axorb .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \controlUnit|o_loadSum (
// Equation(s):
// \controlUnit|o_loadSum~combout  = (\controlUnit|myDFF2|int_q~q ) # ((\controlUnit|myDFF1|int_q~q ) # (\controlUnit|myDFF7|int_q~q ))

	.dataa(\controlUnit|myDFF2|int_q~q ),
	.datab(\controlUnit|myDFF1|int_q~q ),
	.datac(gnd),
	.datad(\controlUnit|myDFF7|int_q~q ),
	.cin(gnd),
	.combout(\controlUnit|o_loadSum~combout ),
	.cout());
// synopsys translate_off
defparam \controlUnit|o_loadSum .lut_mask = 16'hFFEE;
defparam \controlUnit|o_loadSum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \exponentCurrentRegister|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentAdder|addr0|int_axorb~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|o_loadSum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentCurrentRegister|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentCurrentRegister|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentCurrentRegister|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \exponentFinalRegister|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\exponentCurrentRegister|perbitloop:1:dFF_i|int_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentFinalRegister|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentFinalRegister|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N22
cycloneive_io_ibuf \i_exponentA[1]~input (
	.i(i_exponentA[1]),
	.ibar(gnd),
	.o(\i_exponentA[1]~input_o ));
// synopsys translate_off
defparam \i_exponentA[1]~input .bus_hold = "false";
defparam \i_exponentA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \exponentRegisterA|perbitloop:2:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentA[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterA|perbitloop:2:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterA|perbitloop:2:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterA|perbitloop:2:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \operand1Mux|perbitloop:1:bit_i|o_Value~0 (
// Equation(s):
// \operand1Mux|perbitloop:1:bit_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & (\exponentCurrentRegister|perbitloop:2:dFF_i|int_q~q )) # (!\controlUnit|myDFF7|int_q~q  & ((\controlUnit|myDFF2|int_q~q  & 
// (\exponentCurrentRegister|perbitloop:2:dFF_i|int_q~q )) # (!\controlUnit|myDFF2|int_q~q  & ((\exponentRegisterA|perbitloop:2:dFF_i|int_q~q )))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\exponentCurrentRegister|perbitloop:2:dFF_i|int_q~q ),
	.datac(\exponentRegisterA|perbitloop:2:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand1Mux|perbitloop:1:bit_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \operand1Mux|perbitloop:1:bit_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \operand1Mux|perbitloop:1:bit_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \i_exponentB[1]~input (
	.i(i_exponentB[1]),
	.ibar(gnd),
	.o(\i_exponentB[1]~input_o ));
// synopsys translate_off
defparam \i_exponentB[1]~input .bus_hold = "false";
defparam \i_exponentB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \exponentRegisterB|perbitloop:2:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentB[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterB|perbitloop:2:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterB|perbitloop:2:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterB|perbitloop:2:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \operand2Mux|muxloop:1:mux_i|M3|int_Value0 (
// Equation(s):
// \operand2Mux|muxloop:1:mux_i|M3|int_Value0~combout  = (!\controlUnit|myDFF2|int_q~q  & (\exponentRegisterB|perbitloop:2:dFF_i|int_q~q  & !\controlUnit|myDFF7|int_q~q ))

	.dataa(\controlUnit|myDFF2|int_q~q ),
	.datab(gnd),
	.datac(\exponentRegisterB|perbitloop:2:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF7|int_q~q ),
	.cin(gnd),
	.combout(\operand2Mux|muxloop:1:mux_i|M3|int_Value0~combout ),
	.cout());
// synopsys translate_off
defparam \operand2Mux|muxloop:1:mux_i|M3|int_Value0 .lut_mask = 16'h0050;
defparam \operand2Mux|muxloop:1:mux_i|M3|int_Value0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \operand2Mux|muxloop:0:mux_i|M3|o_Value (
// Equation(s):
// \operand2Mux|muxloop:0:mux_i|M3|o_Value~combout  = (\exponentRegisterB|perbitloop:1:dFF_i|int_q~q ) # ((\controlUnit|myDFF7|int_q~q ) # (\controlUnit|myDFF2|int_q~q ))

	.dataa(\exponentRegisterB|perbitloop:1:dFF_i|int_q~q ),
	.datab(\controlUnit|myDFF7|int_q~q ),
	.datac(gnd),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand2Mux|muxloop:0:mux_i|M3|o_Value~combout ),
	.cout());
// synopsys translate_off
defparam \operand2Mux|muxloop:0:mux_i|M3|o_Value .lut_mask = 16'hFFEE;
defparam \operand2Mux|muxloop:0:mux_i|M3|o_Value .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \exponentAdder|adderloop:1:addr_i|o_sum~0 (
// Equation(s):
// \exponentAdder|adderloop:1:addr_i|o_sum~0_combout  = \operand1Mux|perbitloop:1:bit_i|o_Value~0_combout  $ (\operand2Mux|muxloop:1:mux_i|M3|int_Value0~combout  $ (((\operand1Mux|perbitloop:0:bit_i|o_Value~0_combout  & 
// \operand2Mux|muxloop:0:mux_i|M3|o_Value~combout ))))

	.dataa(\operand1Mux|perbitloop:1:bit_i|o_Value~0_combout ),
	.datab(\operand1Mux|perbitloop:0:bit_i|o_Value~0_combout ),
	.datac(\operand2Mux|muxloop:1:mux_i|M3|int_Value0~combout ),
	.datad(\operand2Mux|muxloop:0:mux_i|M3|o_Value~combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:1:addr_i|o_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:1:addr_i|o_sum~0 .lut_mask = 16'h965A;
defparam \exponentAdder|adderloop:1:addr_i|o_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \exponentCurrentRegister|perbitloop:2:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentAdder|adderloop:1:addr_i|o_sum~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|o_loadSum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentCurrentRegister|perbitloop:2:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentCurrentRegister|perbitloop:2:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentCurrentRegister|perbitloop:2:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \exponentFinalRegister|perbitloop:2:dFF_i|int_q~feeder (
// Equation(s):
// \exponentFinalRegister|perbitloop:2:dFF_i|int_q~feeder_combout  = \exponentCurrentRegister|perbitloop:2:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exponentCurrentRegister|perbitloop:2:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\exponentFinalRegister|perbitloop:2:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:2:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \exponentFinalRegister|perbitloop:2:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \exponentFinalRegister|perbitloop:2:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentFinalRegister|perbitloop:2:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentFinalRegister|perbitloop:2:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:2:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentFinalRegister|perbitloop:2:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \i_exponentB[2]~input (
	.i(i_exponentB[2]),
	.ibar(gnd),
	.o(\i_exponentB[2]~input_o ));
// synopsys translate_off
defparam \i_exponentB[2]~input .bus_hold = "false";
defparam \i_exponentB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \exponentRegisterB|perbitloop:3:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentB[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterB|perbitloop:3:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterB|perbitloop:3:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterB|perbitloop:3:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \operand2Mux|muxloop:2:mux_i|M1|int_Value0 (
// Equation(s):
// \operand2Mux|muxloop:2:mux_i|M1|int_Value0~combout  = (\exponentRegisterB|perbitloop:3:dFF_i|int_q~q  & !\controlUnit|myDFF2|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exponentRegisterB|perbitloop:3:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand2Mux|muxloop:2:mux_i|M1|int_Value0~combout ),
	.cout());
// synopsys translate_off
defparam \operand2Mux|muxloop:2:mux_i|M1|int_Value0 .lut_mask = 16'h00F0;
defparam \operand2Mux|muxloop:2:mux_i|M1|int_Value0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \exponentAdder|adderloop:1:addr_i|o_carry~0 (
// Equation(s):
// \exponentAdder|adderloop:1:addr_i|o_carry~0_combout  = (\operand2Mux|muxloop:1:mux_i|M3|int_Value0~combout  & ((\operand1Mux|perbitloop:1:bit_i|o_Value~0_combout ) # ((\operand1Mux|perbitloop:0:bit_i|o_Value~0_combout  & 
// \operand2Mux|muxloop:0:mux_i|M3|o_Value~combout )))) # (!\operand2Mux|muxloop:1:mux_i|M3|int_Value0~combout  & (\operand1Mux|perbitloop:0:bit_i|o_Value~0_combout  & (\operand1Mux|perbitloop:1:bit_i|o_Value~0_combout  & 
// \operand2Mux|muxloop:0:mux_i|M3|o_Value~combout )))

	.dataa(\operand2Mux|muxloop:1:mux_i|M3|int_Value0~combout ),
	.datab(\operand1Mux|perbitloop:0:bit_i|o_Value~0_combout ),
	.datac(\operand1Mux|perbitloop:1:bit_i|o_Value~0_combout ),
	.datad(\operand2Mux|muxloop:0:mux_i|M3|o_Value~combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:1:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:1:addr_i|o_carry~0 .lut_mask = 16'hE8A0;
defparam \exponentAdder|adderloop:1:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \i_exponentA[2]~input (
	.i(i_exponentA[2]),
	.ibar(gnd),
	.o(\i_exponentA[2]~input_o ));
// synopsys translate_off
defparam \i_exponentA[2]~input .bus_hold = "false";
defparam \i_exponentA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \exponentRegisterA|perbitloop:3:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentA[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterA|perbitloop:3:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterA|perbitloop:3:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterA|perbitloop:3:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \operand1Mux|perbitloop:2:bit_i|o_Value~0 (
// Equation(s):
// \operand1Mux|perbitloop:2:bit_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & (\exponentCurrentRegister|perbitloop:3:dFF_i|int_q~q )) # (!\controlUnit|myDFF7|int_q~q  & ((\controlUnit|myDFF2|int_q~q  & 
// (\exponentCurrentRegister|perbitloop:3:dFF_i|int_q~q )) # (!\controlUnit|myDFF2|int_q~q  & ((\exponentRegisterA|perbitloop:3:dFF_i|int_q~q )))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\exponentCurrentRegister|perbitloop:3:dFF_i|int_q~q ),
	.datac(\exponentRegisterA|perbitloop:3:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand1Mux|perbitloop:2:bit_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \operand1Mux|perbitloop:2:bit_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \operand1Mux|perbitloop:2:bit_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \exponentAdder|adderloop:2:addr_i|o_sum (
// Equation(s):
// \exponentAdder|adderloop:2:addr_i|o_sum~combout  = \exponentAdder|adderloop:1:addr_i|o_carry~0_combout  $ (\operand1Mux|perbitloop:2:bit_i|o_Value~0_combout  $ (((\operand2Mux|muxloop:2:mux_i|M1|int_Value0~combout  & !\controlUnit|myDFF7|int_q~q ))))

	.dataa(\operand2Mux|muxloop:2:mux_i|M1|int_Value0~combout ),
	.datab(\controlUnit|myDFF7|int_q~q ),
	.datac(\exponentAdder|adderloop:1:addr_i|o_carry~0_combout ),
	.datad(\operand1Mux|perbitloop:2:bit_i|o_Value~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:2:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:2:addr_i|o_sum .lut_mask = 16'h2DD2;
defparam \exponentAdder|adderloop:2:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \exponentCurrentRegister|perbitloop:3:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentAdder|adderloop:2:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|o_loadSum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentCurrentRegister|perbitloop:3:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentCurrentRegister|perbitloop:3:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentCurrentRegister|perbitloop:3:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \exponentFinalRegister|perbitloop:3:dFF_i|int_q~feeder (
// Equation(s):
// \exponentFinalRegister|perbitloop:3:dFF_i|int_q~feeder_combout  = \exponentCurrentRegister|perbitloop:3:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exponentCurrentRegister|perbitloop:3:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\exponentFinalRegister|perbitloop:3:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:3:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \exponentFinalRegister|perbitloop:3:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \exponentFinalRegister|perbitloop:3:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentFinalRegister|perbitloop:3:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentFinalRegister|perbitloop:3:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:3:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentFinalRegister|perbitloop:3:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \i_exponentA[3]~input (
	.i(i_exponentA[3]),
	.ibar(gnd),
	.o(\i_exponentA[3]~input_o ));
// synopsys translate_off
defparam \i_exponentA[3]~input .bus_hold = "false";
defparam \i_exponentA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \exponentRegisterA|perbitloop:4:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentA[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterA|perbitloop:4:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterA|perbitloop:4:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterA|perbitloop:4:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \operand1Mux|perbitloop:3:bit_i|o_Value~0 (
// Equation(s):
// \operand1Mux|perbitloop:3:bit_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & (\exponentCurrentRegister|perbitloop:4:dFF_i|int_q~q )) # (!\controlUnit|myDFF7|int_q~q  & ((\controlUnit|myDFF2|int_q~q  & 
// (\exponentCurrentRegister|perbitloop:4:dFF_i|int_q~q )) # (!\controlUnit|myDFF2|int_q~q  & ((\exponentRegisterA|perbitloop:4:dFF_i|int_q~q )))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\exponentCurrentRegister|perbitloop:4:dFF_i|int_q~q ),
	.datac(\exponentRegisterA|perbitloop:4:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand1Mux|perbitloop:3:bit_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \operand1Mux|perbitloop:3:bit_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \operand1Mux|perbitloop:3:bit_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \exponentAdder|adderloop:2:addr_i|o_carry~0 (
// Equation(s):
// \exponentAdder|adderloop:2:addr_i|o_carry~0_combout  = (\operand1Mux|perbitloop:2:bit_i|o_Value~0_combout  & ((\exponentAdder|adderloop:1:addr_i|o_carry~0_combout ) # ((!\controlUnit|myDFF7|int_q~q  & \operand2Mux|muxloop:2:mux_i|M1|int_Value0~combout 
// )))) # (!\operand1Mux|perbitloop:2:bit_i|o_Value~0_combout  & (!\controlUnit|myDFF7|int_q~q  & (\exponentAdder|adderloop:1:addr_i|o_carry~0_combout  & \operand2Mux|muxloop:2:mux_i|M1|int_Value0~combout )))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\operand1Mux|perbitloop:2:bit_i|o_Value~0_combout ),
	.datac(\exponentAdder|adderloop:1:addr_i|o_carry~0_combout ),
	.datad(\operand2Mux|muxloop:2:mux_i|M1|int_Value0~combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:2:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:2:addr_i|o_carry~0 .lut_mask = 16'hD4C0;
defparam \exponentAdder|adderloop:2:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N8
cycloneive_io_ibuf \i_exponentB[3]~input (
	.i(i_exponentB[3]),
	.ibar(gnd),
	.o(\i_exponentB[3]~input_o ));
// synopsys translate_off
defparam \i_exponentB[3]~input .bus_hold = "false";
defparam \i_exponentB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \exponentRegisterB|perbitloop:4:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentB[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterB|perbitloop:4:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterB|perbitloop:4:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterB|perbitloop:4:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \operand2Mux|muxloop:3:mux_i|M1|int_Value0 (
// Equation(s):
// \operand2Mux|muxloop:3:mux_i|M1|int_Value0~combout  = (\exponentRegisterB|perbitloop:4:dFF_i|int_q~q  & !\controlUnit|myDFF2|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exponentRegisterB|perbitloop:4:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand2Mux|muxloop:3:mux_i|M1|int_Value0~combout ),
	.cout());
// synopsys translate_off
defparam \operand2Mux|muxloop:3:mux_i|M1|int_Value0 .lut_mask = 16'h00F0;
defparam \operand2Mux|muxloop:3:mux_i|M1|int_Value0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \exponentAdder|adderloop:3:addr_i|o_sum (
// Equation(s):
// \exponentAdder|adderloop:3:addr_i|o_sum~combout  = \operand1Mux|perbitloop:3:bit_i|o_Value~0_combout  $ (\exponentAdder|adderloop:2:addr_i|o_carry~0_combout  $ (((\operand2Mux|muxloop:3:mux_i|M1|int_Value0~combout  & !\controlUnit|myDFF7|int_q~q ))))

	.dataa(\operand1Mux|perbitloop:3:bit_i|o_Value~0_combout ),
	.datab(\exponentAdder|adderloop:2:addr_i|o_carry~0_combout ),
	.datac(\operand2Mux|muxloop:3:mux_i|M1|int_Value0~combout ),
	.datad(\controlUnit|myDFF7|int_q~q ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:3:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:3:addr_i|o_sum .lut_mask = 16'h6696;
defparam \exponentAdder|adderloop:3:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \exponentCurrentRegister|perbitloop:4:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentAdder|adderloop:3:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|o_loadSum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentCurrentRegister|perbitloop:4:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentCurrentRegister|perbitloop:4:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentCurrentRegister|perbitloop:4:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \exponentFinalRegister|perbitloop:4:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\exponentCurrentRegister|perbitloop:4:dFF_i|int_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentFinalRegister|perbitloop:4:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:4:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentFinalRegister|perbitloop:4:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \i_exponentA[4]~input (
	.i(i_exponentA[4]),
	.ibar(gnd),
	.o(\i_exponentA[4]~input_o ));
// synopsys translate_off
defparam \i_exponentA[4]~input .bus_hold = "false";
defparam \i_exponentA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y17_N13
dffeas \exponentRegisterA|perbitloop:5:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentA[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterA|perbitloop:5:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterA|perbitloop:5:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterA|perbitloop:5:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \operand1Mux|perbitloop:4:bit_i|o_Value~0 (
// Equation(s):
// \operand1Mux|perbitloop:4:bit_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & (\exponentCurrentRegister|perbitloop:5:dFF_i|int_q~q )) # (!\controlUnit|myDFF7|int_q~q  & ((\controlUnit|myDFF2|int_q~q  & 
// (\exponentCurrentRegister|perbitloop:5:dFF_i|int_q~q )) # (!\controlUnit|myDFF2|int_q~q  & ((\exponentRegisterA|perbitloop:5:dFF_i|int_q~q )))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\exponentCurrentRegister|perbitloop:5:dFF_i|int_q~q ),
	.datac(\exponentRegisterA|perbitloop:5:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand1Mux|perbitloop:4:bit_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \operand1Mux|perbitloop:4:bit_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \operand1Mux|perbitloop:4:bit_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \i_exponentB[4]~input (
	.i(i_exponentB[4]),
	.ibar(gnd),
	.o(\i_exponentB[4]~input_o ));
// synopsys translate_off
defparam \i_exponentB[4]~input .bus_hold = "false";
defparam \i_exponentB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y17_N15
dffeas \exponentRegisterB|perbitloop:5:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentB[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterB|perbitloop:5:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterB|perbitloop:5:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterB|perbitloop:5:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \operand2Mux|muxloop:4:mux_i|M1|int_Value0 (
// Equation(s):
// \operand2Mux|muxloop:4:mux_i|M1|int_Value0~combout  = (\exponentRegisterB|perbitloop:5:dFF_i|int_q~q  & !\controlUnit|myDFF2|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exponentRegisterB|perbitloop:5:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand2Mux|muxloop:4:mux_i|M1|int_Value0~combout ),
	.cout());
// synopsys translate_off
defparam \operand2Mux|muxloop:4:mux_i|M1|int_Value0 .lut_mask = 16'h00F0;
defparam \operand2Mux|muxloop:4:mux_i|M1|int_Value0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \exponentAdder|adderloop:3:addr_i|o_carry~0 (
// Equation(s):
// \exponentAdder|adderloop:3:addr_i|o_carry~0_combout  = (\operand1Mux|perbitloop:3:bit_i|o_Value~0_combout  & ((\exponentAdder|adderloop:2:addr_i|o_carry~0_combout ) # ((!\controlUnit|myDFF7|int_q~q  & \operand2Mux|muxloop:3:mux_i|M1|int_Value0~combout 
// )))) # (!\operand1Mux|perbitloop:3:bit_i|o_Value~0_combout  & (!\controlUnit|myDFF7|int_q~q  & (\operand2Mux|muxloop:3:mux_i|M1|int_Value0~combout  & \exponentAdder|adderloop:2:addr_i|o_carry~0_combout )))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\operand2Mux|muxloop:3:mux_i|M1|int_Value0~combout ),
	.datac(\operand1Mux|perbitloop:3:bit_i|o_Value~0_combout ),
	.datad(\exponentAdder|adderloop:2:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:3:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:3:addr_i|o_carry~0 .lut_mask = 16'hF440;
defparam \exponentAdder|adderloop:3:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \exponentAdder|adderloop:4:addr_i|o_sum (
// Equation(s):
// \exponentAdder|adderloop:4:addr_i|o_sum~combout  = \operand1Mux|perbitloop:4:bit_i|o_Value~0_combout  $ (\exponentAdder|adderloop:3:addr_i|o_carry~0_combout  $ (((!\controlUnit|myDFF7|int_q~q  & \operand2Mux|muxloop:4:mux_i|M1|int_Value0~combout ))))

	.dataa(\operand1Mux|perbitloop:4:bit_i|o_Value~0_combout ),
	.datab(\controlUnit|myDFF7|int_q~q ),
	.datac(\operand2Mux|muxloop:4:mux_i|M1|int_Value0~combout ),
	.datad(\exponentAdder|adderloop:3:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:4:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:4:addr_i|o_sum .lut_mask = 16'h659A;
defparam \exponentAdder|adderloop:4:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N21
dffeas \exponentCurrentRegister|perbitloop:5:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentAdder|adderloop:4:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|o_loadSum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentCurrentRegister|perbitloop:5:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentCurrentRegister|perbitloop:5:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentCurrentRegister|perbitloop:5:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \exponentFinalRegister|perbitloop:5:dFF_i|int_q~feeder (
// Equation(s):
// \exponentFinalRegister|perbitloop:5:dFF_i|int_q~feeder_combout  = \exponentCurrentRegister|perbitloop:5:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exponentCurrentRegister|perbitloop:5:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\exponentFinalRegister|perbitloop:5:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:5:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \exponentFinalRegister|perbitloop:5:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \exponentFinalRegister|perbitloop:5:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentFinalRegister|perbitloop:5:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentFinalRegister|perbitloop:5:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:5:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentFinalRegister|perbitloop:5:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \i_exponentA[5]~input (
	.i(i_exponentA[5]),
	.ibar(gnd),
	.o(\i_exponentA[5]~input_o ));
// synopsys translate_off
defparam \i_exponentA[5]~input .bus_hold = "false";
defparam \i_exponentA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \exponentRegisterA|perbitloop:6:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentA[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterA|perbitloop:6:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterA|perbitloop:6:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterA|perbitloop:6:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \operand1Mux|perbitloop:5:bit_i|o_Value~0 (
// Equation(s):
// \operand1Mux|perbitloop:5:bit_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & (\exponentCurrentRegister|perbitloop:6:dFF_i|int_q~q )) # (!\controlUnit|myDFF7|int_q~q  & ((\controlUnit|myDFF2|int_q~q  & 
// (\exponentCurrentRegister|perbitloop:6:dFF_i|int_q~q )) # (!\controlUnit|myDFF2|int_q~q  & ((\exponentRegisterA|perbitloop:6:dFF_i|int_q~q )))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\exponentCurrentRegister|perbitloop:6:dFF_i|int_q~q ),
	.datac(\exponentRegisterA|perbitloop:6:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand1Mux|perbitloop:5:bit_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \operand1Mux|perbitloop:5:bit_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \operand1Mux|perbitloop:5:bit_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N15
cycloneive_io_ibuf \i_exponentB[5]~input (
	.i(i_exponentB[5]),
	.ibar(gnd),
	.o(\i_exponentB[5]~input_o ));
// synopsys translate_off
defparam \i_exponentB[5]~input .bus_hold = "false";
defparam \i_exponentB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y17_N27
dffeas \exponentRegisterB|perbitloop:6:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentB[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterB|perbitloop:6:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterB|perbitloop:6:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterB|perbitloop:6:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \operand2Mux|muxloop:5:mux_i|M1|int_Value0 (
// Equation(s):
// \operand2Mux|muxloop:5:mux_i|M1|int_Value0~combout  = (\exponentRegisterB|perbitloop:6:dFF_i|int_q~q  & !\controlUnit|myDFF2|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exponentRegisterB|perbitloop:6:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand2Mux|muxloop:5:mux_i|M1|int_Value0~combout ),
	.cout());
// synopsys translate_off
defparam \operand2Mux|muxloop:5:mux_i|M1|int_Value0 .lut_mask = 16'h00F0;
defparam \operand2Mux|muxloop:5:mux_i|M1|int_Value0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \exponentAdder|adderloop:4:addr_i|o_carry~0 (
// Equation(s):
// \exponentAdder|adderloop:4:addr_i|o_carry~0_combout  = (\operand1Mux|perbitloop:4:bit_i|o_Value~0_combout  & ((\exponentAdder|adderloop:3:addr_i|o_carry~0_combout ) # ((!\controlUnit|myDFF7|int_q~q  & \operand2Mux|muxloop:4:mux_i|M1|int_Value0~combout 
// )))) # (!\operand1Mux|perbitloop:4:bit_i|o_Value~0_combout  & (!\controlUnit|myDFF7|int_q~q  & (\operand2Mux|muxloop:4:mux_i|M1|int_Value0~combout  & \exponentAdder|adderloop:3:addr_i|o_carry~0_combout )))

	.dataa(\operand1Mux|perbitloop:4:bit_i|o_Value~0_combout ),
	.datab(\controlUnit|myDFF7|int_q~q ),
	.datac(\operand2Mux|muxloop:4:mux_i|M1|int_Value0~combout ),
	.datad(\exponentAdder|adderloop:3:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:4:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:4:addr_i|o_carry~0 .lut_mask = 16'hBA20;
defparam \exponentAdder|adderloop:4:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \exponentAdder|adderloop:5:addr_i|o_sum (
// Equation(s):
// \exponentAdder|adderloop:5:addr_i|o_sum~combout  = \operand1Mux|perbitloop:5:bit_i|o_Value~0_combout  $ (\exponentAdder|adderloop:4:addr_i|o_carry~0_combout  $ (((!\controlUnit|myDFF7|int_q~q  & \operand2Mux|muxloop:5:mux_i|M1|int_Value0~combout ))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\operand1Mux|perbitloop:5:bit_i|o_Value~0_combout ),
	.datac(\operand2Mux|muxloop:5:mux_i|M1|int_Value0~combout ),
	.datad(\exponentAdder|adderloop:4:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:5:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:5:addr_i|o_sum .lut_mask = 16'h639C;
defparam \exponentAdder|adderloop:5:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \exponentCurrentRegister|perbitloop:6:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentAdder|adderloop:5:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|o_loadSum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentCurrentRegister|perbitloop:6:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentCurrentRegister|perbitloop:6:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentCurrentRegister|perbitloop:6:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \exponentFinalRegister|perbitloop:6:dFF_i|int_q~feeder (
// Equation(s):
// \exponentFinalRegister|perbitloop:6:dFF_i|int_q~feeder_combout  = \exponentCurrentRegister|perbitloop:6:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\exponentCurrentRegister|perbitloop:6:dFF_i|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\exponentFinalRegister|perbitloop:6:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:6:dFF_i|int_q~feeder .lut_mask = 16'hF0F0;
defparam \exponentFinalRegister|perbitloop:6:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \exponentFinalRegister|perbitloop:6:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentFinalRegister|perbitloop:6:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentFinalRegister|perbitloop:6:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:6:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentFinalRegister|perbitloop:6:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \i_exponentB[6]~input (
	.i(i_exponentB[6]),
	.ibar(gnd),
	.o(\i_exponentB[6]~input_o ));
// synopsys translate_off
defparam \i_exponentB[6]~input .bus_hold = "false";
defparam \i_exponentB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y17_N9
dffeas \exponentRegisterB|perbitloop:7:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentB[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterB|perbitloop:7:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterB|perbitloop:7:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterB|perbitloop:7:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \operand2Mux|muxloop:6:mux_i|M1|o_Value (
// Equation(s):
// \operand2Mux|muxloop:6:mux_i|M1|o_Value~combout  = (\exponentRegisterB|perbitloop:7:dFF_i|int_q~q ) # (\controlUnit|myDFF2|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\exponentRegisterB|perbitloop:7:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand2Mux|muxloop:6:mux_i|M1|o_Value~combout ),
	.cout());
// synopsys translate_off
defparam \operand2Mux|muxloop:6:mux_i|M1|o_Value .lut_mask = 16'hFFF0;
defparam \operand2Mux|muxloop:6:mux_i|M1|o_Value .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \i_exponentA[6]~input (
	.i(i_exponentA[6]),
	.ibar(gnd),
	.o(\i_exponentA[6]~input_o ));
// synopsys translate_off
defparam \i_exponentA[6]~input .bus_hold = "false";
defparam \i_exponentA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \exponentRegisterA|perbitloop:7:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_exponentA[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF0|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentRegisterA|perbitloop:7:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentRegisterA|perbitloop:7:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentRegisterA|perbitloop:7:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \operand1Mux|perbitloop:6:bit_i|o_Value~0 (
// Equation(s):
// \operand1Mux|perbitloop:6:bit_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & (\exponentCurrentRegister|perbitloop:7:dFF_i|int_q~q )) # (!\controlUnit|myDFF7|int_q~q  & ((\controlUnit|myDFF2|int_q~q  & 
// (\exponentCurrentRegister|perbitloop:7:dFF_i|int_q~q )) # (!\controlUnit|myDFF2|int_q~q  & ((\exponentRegisterA|perbitloop:7:dFF_i|int_q~q )))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\exponentCurrentRegister|perbitloop:7:dFF_i|int_q~q ),
	.datac(\exponentRegisterA|perbitloop:7:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF2|int_q~q ),
	.cin(gnd),
	.combout(\operand1Mux|perbitloop:6:bit_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \operand1Mux|perbitloop:6:bit_i|o_Value~0 .lut_mask = 16'hCCD8;
defparam \operand1Mux|perbitloop:6:bit_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \exponentAdder|adderloop:5:addr_i|o_carry~0 (
// Equation(s):
// \exponentAdder|adderloop:5:addr_i|o_carry~0_combout  = (\operand1Mux|perbitloop:5:bit_i|o_Value~0_combout  & ((\exponentAdder|adderloop:4:addr_i|o_carry~0_combout ) # ((!\controlUnit|myDFF7|int_q~q  & \operand2Mux|muxloop:5:mux_i|M1|int_Value0~combout 
// )))) # (!\operand1Mux|perbitloop:5:bit_i|o_Value~0_combout  & (!\controlUnit|myDFF7|int_q~q  & (\operand2Mux|muxloop:5:mux_i|M1|int_Value0~combout  & \exponentAdder|adderloop:4:addr_i|o_carry~0_combout )))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\operand1Mux|perbitloop:5:bit_i|o_Value~0_combout ),
	.datac(\operand2Mux|muxloop:5:mux_i|M1|int_Value0~combout ),
	.datad(\exponentAdder|adderloop:4:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:5:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:5:addr_i|o_carry~0 .lut_mask = 16'hDC40;
defparam \exponentAdder|adderloop:5:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \exponentAdder|adderloop:6:addr_i|o_sum (
// Equation(s):
// \exponentAdder|adderloop:6:addr_i|o_sum~combout  = \operand1Mux|perbitloop:6:bit_i|o_Value~0_combout  $ (\exponentAdder|adderloop:5:addr_i|o_carry~0_combout  $ (((!\controlUnit|myDFF7|int_q~q  & \operand2Mux|muxloop:6:mux_i|M1|o_Value~combout ))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\operand2Mux|muxloop:6:mux_i|M1|o_Value~combout ),
	.datac(\operand1Mux|perbitloop:6:bit_i|o_Value~0_combout ),
	.datad(\exponentAdder|adderloop:5:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:6:addr_i|o_sum~combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:6:addr_i|o_sum .lut_mask = 16'h4BB4;
defparam \exponentAdder|adderloop:6:addr_i|o_sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \exponentCurrentRegister|perbitloop:7:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentAdder|adderloop:6:addr_i|o_sum~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|o_loadSum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentCurrentRegister|perbitloop:7:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentCurrentRegister|perbitloop:7:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentCurrentRegister|perbitloop:7:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \exponentFinalRegister|perbitloop:7:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\exponentCurrentRegister|perbitloop:7:dFF_i|int_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentFinalRegister|perbitloop:7:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentFinalRegister|perbitloop:7:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentFinalRegister|perbitloop:7:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~feeder (
// Equation(s):
// \multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~feeder_combout  = \multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:9:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|controlpath|myDFF5|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~feeder (
// Equation(s):
// \multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~feeder_combout  = \multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:10:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|controlpath|myDFF5|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~feeder (
// Equation(s):
// \multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~feeder_combout  = \multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:11:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|controlpath|myDFF5|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \multiplier|datapath|outputReg|perbitloop:12:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\multiplier|datapath|productReg|reg1|perbitloop:12:dFF_i|int_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multiplier|controlpath|myDFF5|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|outputReg|perbitloop:12:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:12:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|outputReg|perbitloop:12:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \multiplier|datapath|outputReg|perbitloop:13:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\multiplier|datapath|productReg|reg1|perbitloop:13:dFF_i|int_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multiplier|controlpath|myDFF5|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|outputReg|perbitloop:13:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:13:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|outputReg|perbitloop:13:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~feeder (
// Equation(s):
// \multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~feeder_combout  = \multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:14:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|controlpath|myDFF5|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \multiplier|datapath|outputReg|perbitloop:15:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\multiplier|datapath|productReg|reg1|perbitloop:15:dFF_i|int_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\multiplier|controlpath|myDFF5|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|outputReg|perbitloop:15:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:15:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|outputReg|perbitloop:15:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~feeder (
// Equation(s):
// \multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~feeder_combout  = \multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:16:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|controlpath|myDFF5|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~feeder (
// Equation(s):
// \multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~feeder_combout  = \multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\multiplier|datapath|productReg|reg1|perbitloop:17:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\multiplier|controlpath|myDFF5|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q .is_wysiwyg = "true";
defparam \multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & ((\mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~q ))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|outputReg|perbitloop:17:dFF_i|int_q~q ),
	.datad(\mantissaCurrentRegister|perbitloop:18:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hFA50;
defparam \mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \mantissaCurrentRegister|int_load_shiftr (
// Equation(s):
// \mantissaCurrentRegister|int_load_shiftr~combout  = (\controlUnit|myDFF4|int_q~q ) # (\controlUnit|myDFF7|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\controlUnit|myDFF4|int_q~q ),
	.datad(\controlUnit|myDFF7|int_q~q ),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|int_load_shiftr~combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|int_load_shiftr .lut_mask = 16'hFFF0;
defparam \mantissaCurrentRegister|int_load_shiftr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mantissaCurrentRegister|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & ((\mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~q ))

	.dataa(\multiplier|datapath|outputReg|perbitloop:16:dFF_i|int_q~q ),
	.datab(gnd),
	.datac(\mantissaCurrentRegister|perbitloop:17:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF7|int_q~q ),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hF0AA;
defparam \mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mantissaCurrentRegister|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & ((\mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\multiplier|datapath|outputReg|perbitloop:15:dFF_i|int_q~q ))

	.dataa(\multiplier|datapath|outputReg|perbitloop:15:dFF_i|int_q~q ),
	.datab(\mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datac(gnd),
	.datad(\controlUnit|myDFF7|int_q~q ),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hCCAA;
defparam \mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mantissaCurrentRegister|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & ((\mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~q ))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\multiplier|datapath|outputReg|perbitloop:14:dFF_i|int_q~q ),
	.datac(\mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hE4E4;
defparam \mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mantissaCurrentRegister|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & ((\mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\multiplier|datapath|outputReg|perbitloop:13:dFF_i|int_q~q ))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\multiplier|datapath|outputReg|perbitloop:13:dFF_i|int_q~q ),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hEE44;
defparam \mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mantissaCurrentRegister|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & ((\mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\multiplier|datapath|outputReg|perbitloop:12:dFF_i|int_q~q ))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\multiplier|datapath|outputReg|perbitloop:12:dFF_i|int_q~q ),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hEE44;
defparam \mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mantissaCurrentRegister|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & ((\mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~q ))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\multiplier|datapath|outputReg|perbitloop:11:dFF_i|int_q~q ),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hEE44;
defparam \mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mantissaCurrentRegister|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & ((\mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~q ))

	.dataa(\multiplier|datapath|outputReg|perbitloop:10:dFF_i|int_q~q ),
	.datab(gnd),
	.datac(\mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.datad(\controlUnit|myDFF7|int_q~q ),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hF0AA;
defparam \mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mantissaCurrentRegister|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0 (
// Equation(s):
// \mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout  = (\controlUnit|myDFF7|int_q~q  & ((\mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~q ))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(gnd),
	.datac(\multiplier|datapath|outputReg|perbitloop:9:dFF_i|int_q~q ),
	.datad(\mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0 .lut_mask = 16'hFA50;
defparam \mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:mux_i|o_Value~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mantissaCurrentRegister|int_load_shiftr~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \mantissaFinalRegister|perbitloop:1:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaFinalRegister|perbitloop:1:dFF_i|int_q~feeder_combout  = \mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:9:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaFinalRegister|perbitloop:1:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:1:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaFinalRegister|perbitloop:1:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \mantissaFinalRegister|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaFinalRegister|perbitloop:1:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaFinalRegister|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaFinalRegister|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \mantissaFinalRegister|perbitloop:2:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaFinalRegister|perbitloop:2:dFF_i|int_q~feeder_combout  = \mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:10:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaFinalRegister|perbitloop:2:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:2:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaFinalRegister|perbitloop:2:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \mantissaFinalRegister|perbitloop:2:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaFinalRegister|perbitloop:2:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaFinalRegister|perbitloop:2:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:2:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaFinalRegister|perbitloop:2:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \mantissaFinalRegister|perbitloop:3:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaFinalRegister|perbitloop:3:dFF_i|int_q~feeder_combout  = \mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:11:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaFinalRegister|perbitloop:3:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:3:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaFinalRegister|perbitloop:3:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \mantissaFinalRegister|perbitloop:3:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaFinalRegister|perbitloop:3:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaFinalRegister|perbitloop:3:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:3:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaFinalRegister|perbitloop:3:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \mantissaFinalRegister|perbitloop:4:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaFinalRegister|perbitloop:4:dFF_i|int_q~feeder_combout  = \mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:12:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaFinalRegister|perbitloop:4:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:4:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaFinalRegister|perbitloop:4:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \mantissaFinalRegister|perbitloop:4:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaFinalRegister|perbitloop:4:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaFinalRegister|perbitloop:4:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:4:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaFinalRegister|perbitloop:4:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \mantissaFinalRegister|perbitloop:5:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaFinalRegister|perbitloop:5:dFF_i|int_q~feeder_combout  = \mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:13:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaFinalRegister|perbitloop:5:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:5:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaFinalRegister|perbitloop:5:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \mantissaFinalRegister|perbitloop:5:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaFinalRegister|perbitloop:5:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaFinalRegister|perbitloop:5:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:5:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaFinalRegister|perbitloop:5:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \mantissaFinalRegister|perbitloop:6:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaFinalRegister|perbitloop:6:dFF_i|int_q~feeder_combout  = \mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:14:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaFinalRegister|perbitloop:6:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:6:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaFinalRegister|perbitloop:6:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \mantissaFinalRegister|perbitloop:6:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaFinalRegister|perbitloop:6:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaFinalRegister|perbitloop:6:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:6:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaFinalRegister|perbitloop:6:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \mantissaFinalRegister|perbitloop:7:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaFinalRegister|perbitloop:7:dFF_i|int_q~feeder_combout  = \mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:15:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaFinalRegister|perbitloop:7:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:7:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaFinalRegister|perbitloop:7:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \mantissaFinalRegister|perbitloop:7:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaFinalRegister|perbitloop:7:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaFinalRegister|perbitloop:7:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:7:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaFinalRegister|perbitloop:7:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \mantissaFinalRegister|perbitloop:8:dFF_i|int_q~feeder (
// Equation(s):
// \mantissaFinalRegister|perbitloop:8:dFF_i|int_q~feeder_combout  = \mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mantissaCurrentRegister|perbitloop:16:reg_i|perbitloop:1:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\mantissaFinalRegister|perbitloop:8:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:8:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \mantissaFinalRegister|perbitloop:8:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \mantissaFinalRegister|perbitloop:8:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\mantissaFinalRegister|perbitloop:8:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mantissaFinalRegister|perbitloop:8:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mantissaFinalRegister|perbitloop:8:dFF_i|int_q .is_wysiwyg = "true";
defparam \mantissaFinalRegister|perbitloop:8:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \exponentAdder|adderloop:6:addr_i|o_carry~0 (
// Equation(s):
// \exponentAdder|adderloop:6:addr_i|o_carry~0_combout  = (\operand1Mux|perbitloop:6:bit_i|o_Value~0_combout  & ((\exponentAdder|adderloop:5:addr_i|o_carry~0_combout ) # ((!\controlUnit|myDFF7|int_q~q  & \operand2Mux|muxloop:6:mux_i|M1|o_Value~combout )))) # 
// (!\operand1Mux|perbitloop:6:bit_i|o_Value~0_combout  & (!\controlUnit|myDFF7|int_q~q  & (\operand2Mux|muxloop:6:mux_i|M1|o_Value~combout  & \exponentAdder|adderloop:5:addr_i|o_carry~0_combout )))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\operand2Mux|muxloop:6:mux_i|M1|o_Value~combout ),
	.datac(\operand1Mux|perbitloop:6:bit_i|o_Value~0_combout ),
	.datad(\exponentAdder|adderloop:5:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:6:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:6:addr_i|o_carry~0 .lut_mask = 16'hF440;
defparam \exponentAdder|adderloop:6:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \exponentAdder|adderloop:7:addr_i|o_sum~0 (
// Equation(s):
// \exponentAdder|adderloop:7:addr_i|o_sum~0_combout  = \exponentAdder|adderloop:6:addr_i|o_carry~0_combout  $ (((\controlUnit|myDFF7|int_q~q  & ((\exponentCurrentRegister|perbitloop:8:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\controlUnit|myDFF2|int_q~q  & !\exponentCurrentRegister|perbitloop:8:dFF_i|int_q~q ))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\controlUnit|myDFF2|int_q~q ),
	.datac(\exponentCurrentRegister|perbitloop:8:dFF_i|int_q~q ),
	.datad(\exponentAdder|adderloop:6:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:7:addr_i|o_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:7:addr_i|o_sum~0 .lut_mask = 16'h5BA4;
defparam \exponentAdder|adderloop:7:addr_i|o_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \exponentCurrentRegister|perbitloop:8:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentAdder|adderloop:7:addr_i|o_sum~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|o_loadSum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentCurrentRegister|perbitloop:8:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentCurrentRegister|perbitloop:8:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentCurrentRegister|perbitloop:8:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \exponentAdder|adderloop:7:addr_i|o_carry~0 (
// Equation(s):
// \exponentAdder|adderloop:7:addr_i|o_carry~0_combout  = (\controlUnit|myDFF7|int_q~q  & (((\exponentCurrentRegister|perbitloop:8:dFF_i|int_q~q  & \exponentAdder|adderloop:6:addr_i|o_carry~0_combout )))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\controlUnit|myDFF2|int_q~q  & ((\exponentCurrentRegister|perbitloop:8:dFF_i|int_q~q ) # (\exponentAdder|adderloop:6:addr_i|o_carry~0_combout ))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\controlUnit|myDFF2|int_q~q ),
	.datac(\exponentCurrentRegister|perbitloop:8:dFF_i|int_q~q ),
	.datad(\exponentAdder|adderloop:6:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:7:addr_i|o_carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:7:addr_i|o_carry~0 .lut_mask = 16'hE440;
defparam \exponentAdder|adderloop:7:addr_i|o_carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \exponentAdder|adderloop:8:addr_i|o_sum~0 (
// Equation(s):
// \exponentAdder|adderloop:8:addr_i|o_sum~0_combout  = \exponentAdder|adderloop:7:addr_i|o_carry~0_combout  $ (((\controlUnit|myDFF7|int_q~q  & ((\exponentCurrentRegister|perbitloop:9:dFF_i|int_q~q ))) # (!\controlUnit|myDFF7|int_q~q  & 
// (\controlUnit|myDFF2|int_q~q  & !\exponentCurrentRegister|perbitloop:9:dFF_i|int_q~q ))))

	.dataa(\controlUnit|myDFF7|int_q~q ),
	.datab(\controlUnit|myDFF2|int_q~q ),
	.datac(\exponentCurrentRegister|perbitloop:9:dFF_i|int_q~q ),
	.datad(\exponentAdder|adderloop:7:addr_i|o_carry~0_combout ),
	.cin(gnd),
	.combout(\exponentAdder|adderloop:8:addr_i|o_sum~0_combout ),
	.cout());
// synopsys translate_off
defparam \exponentAdder|adderloop:8:addr_i|o_sum~0 .lut_mask = 16'h5BA4;
defparam \exponentAdder|adderloop:8:addr_i|o_sum~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \exponentCurrentRegister|perbitloop:9:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\exponentAdder|adderloop:8:addr_i|o_sum~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|o_loadSum~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exponentCurrentRegister|perbitloop:9:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \exponentCurrentRegister|perbitloop:9:dFF_i|int_q .is_wysiwyg = "true";
defparam \exponentCurrentRegister|perbitloop:9:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \underOverflowRegister|perbitloop:2:dFF_i|int_q~feeder (
// Equation(s):
// \underOverflowRegister|perbitloop:2:dFF_i|int_q~feeder_combout  = \exponentCurrentRegister|perbitloop:9:dFF_i|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\exponentCurrentRegister|perbitloop:9:dFF_i|int_q~q ),
	.cin(gnd),
	.combout(\underOverflowRegister|perbitloop:2:dFF_i|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \underOverflowRegister|perbitloop:2:dFF_i|int_q~feeder .lut_mask = 16'hFF00;
defparam \underOverflowRegister|perbitloop:2:dFF_i|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \underOverflowRegister|perbitloop:2:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(\underOverflowRegister|perbitloop:2:dFF_i|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\underOverflowRegister|perbitloop:2:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \underOverflowRegister|perbitloop:2:dFF_i|int_q .is_wysiwyg = "true";
defparam \underOverflowRegister|perbitloop:2:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N3
dffeas \underOverflowRegister|perbitloop:1:dFF_i|int_q (
	.clk(\i_clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\exponentCurrentRegister|perbitloop:8:dFF_i|int_q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlUnit|myDFF6|int_q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\underOverflowRegister|perbitloop:1:dFF_i|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \underOverflowRegister|perbitloop:1:dFF_i|int_q .is_wysiwyg = "true";
defparam \underOverflowRegister|perbitloop:1:dFF_i|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \o_overflowOut~0 (
// Equation(s):
// \o_overflowOut~0_combout  = (!\underOverflowRegister|perbitloop:2:dFF_i|int_q~q  & \underOverflowRegister|perbitloop:1:dFF_i|int_q~q )

	.dataa(gnd),
	.datab(\underOverflowRegister|perbitloop:2:dFF_i|int_q~q ),
	.datac(\underOverflowRegister|perbitloop:1:dFF_i|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\o_overflowOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \o_overflowOut~0 .lut_mask = 16'h3030;
defparam \o_overflowOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign o_signOut = \o_signOut~output_o ;

assign o_exponentOut[0] = \o_exponentOut[0]~output_o ;

assign o_exponentOut[1] = \o_exponentOut[1]~output_o ;

assign o_exponentOut[2] = \o_exponentOut[2]~output_o ;

assign o_exponentOut[3] = \o_exponentOut[3]~output_o ;

assign o_exponentOut[4] = \o_exponentOut[4]~output_o ;

assign o_exponentOut[5] = \o_exponentOut[5]~output_o ;

assign o_exponentOut[6] = \o_exponentOut[6]~output_o ;

assign o_mantissaOut[0] = \o_mantissaOut[0]~output_o ;

assign o_mantissaOut[1] = \o_mantissaOut[1]~output_o ;

assign o_mantissaOut[2] = \o_mantissaOut[2]~output_o ;

assign o_mantissaOut[3] = \o_mantissaOut[3]~output_o ;

assign o_mantissaOut[4] = \o_mantissaOut[4]~output_o ;

assign o_mantissaOut[5] = \o_mantissaOut[5]~output_o ;

assign o_mantissaOut[6] = \o_mantissaOut[6]~output_o ;

assign o_mantissaOut[7] = \o_mantissaOut[7]~output_o ;

assign o_underflowOut = \o_underflowOut~output_o ;

assign o_overflowOut = \o_overflowOut~output_o ;

endmodule
