{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704910842137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704910842138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:20:42 2024 " "Processing started: Wed Jan 10 21:20:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704910842138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704910842138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VertebrateVerilog -c VertebrateVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off VertebrateVerilog -c VertebrateVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704910842138 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704910842347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910842378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910842378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file interrupt_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "interrupt_controller.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/interrupt_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910842380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910842380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch_adapter " "Found entity 1: switch_adapter" {  } { { "switch_adapter.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/switch_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910842382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910842382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_adapter_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_adapter_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_adapter_4 " "Found entity 1: seven_segment_adapter_4" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910842383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910842383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910842385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910842385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_adapter_for_interrupt.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_adapter_for_interrupt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch_adapter_for_interrupt " "Found entity 1: switch_adapter_for_interrupt" {  } { { "switch_adapter_for_interrupt.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/switch_adapter_for_interrupt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704910842386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704910842386 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(33) " "Verilog HDL Instantiation warning at main.sv(33): instance has no name" {  } { { "main.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/main.sv" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1704910842388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_adapter_4 " "Elaborating entity \"seven_segment_adapter_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704910842409 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "seven_segment_adapter_4.sv(18) " "Verilog HDL or VHDL warning at the seven_segment_adapter_4.sv(18): index expression is not wide enough to address all of the elements in the array" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 18 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1704910842409 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(21) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(21): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 21 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910842410 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(22) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(22): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 22 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910842410 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(23) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(23): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 23 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910842410 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(24) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(24): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 24 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910842410 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(25) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(25): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910842410 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(26) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(26): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910842410 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(27) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(27): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910842410 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "seven_segment_adapter_4.sv(28) " "Verilog HDL Case Statement warning at seven_segment_adapter_4.sv(28): case item expression never matches the case expression" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1704910842410 "|seven_segment_adapter_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_segment_adapter_4.sv(36) " "Verilog HDL assignment warning at seven_segment_adapter_4.sv(36): truncated value with size 32 to match size of target (2)" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704910842410 "|seven_segment_adapter_4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rd\[0\] VCC " "Pin \"rd\[0\]\" is stuck at VCC" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704910842672 "|seven_segment_adapter_4|rd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704910842672 "|seven_segment_adapter_4|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] VCC " "Pin \"display\[4\]\" is stuck at VCC" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704910842672 "|seven_segment_adapter_4|display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[5\] VCC " "Pin \"display\[5\]\" is stuck at VCC" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704910842672 "|seven_segment_adapter_4|display[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1704910842672 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704910842743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704910842891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842891 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[4\] " "No output dependent on input pin \"lddr\[4\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[5\] " "No output dependent on input pin \"lddr\[5\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[6\] " "No output dependent on input pin \"lddr\[6\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[7\] " "No output dependent on input pin \"lddr\[7\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[8\] " "No output dependent on input pin \"lddr\[8\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[9\] " "No output dependent on input pin \"lddr\[9\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[10\] " "No output dependent on input pin \"lddr\[10\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[11\] " "No output dependent on input pin \"lddr\[11\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[12\] " "No output dependent on input pin \"lddr\[12\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[13\] " "No output dependent on input pin \"lddr\[13\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[14\] " "No output dependent on input pin \"lddr\[14\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "lddr\[15\] " "No output dependent on input pin \"lddr\[15\]\"" {  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704910842917 "|seven_segment_adapter_4|lddr[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1704910842917 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704910842918 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704910842918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704910842918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704910842918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704910842939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:20:42 2024 " "Processing ended: Wed Jan 10 21:20:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704910842939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704910842939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704910842939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704910842939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704910844298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704910844299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:20:44 2024 " "Processing started: Wed Jan 10 21:20:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704910844299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704910844299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VertebrateVerilog -c VertebrateVerilog " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VertebrateVerilog -c VertebrateVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704910844299 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704910844351 ""}
{ "Info" "0" "" "Project  = VertebrateVerilog" {  } {  } 0 0 "Project  = VertebrateVerilog" 0 0 "Fitter" 0 0 1704910844351 ""}
{ "Info" "0" "" "Revision = VertebrateVerilog" {  } {  } 0 0 "Revision = VertebrateVerilog" 0 0 "Fitter" 0 0 1704910844351 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1704910844390 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VertebrateVerilog EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"VertebrateVerilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704910844393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704910844423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704910844423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704910844423 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704910844474 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704910844482 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704910844648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704910844648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704910844648 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704910844648 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704910844649 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704910844649 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704910844649 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704910844649 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704910844649 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704910844649 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704910844650 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 46 " "No exact pin location assignment(s) for 45 pins of 46 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[4\] " "Pin lddr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[4] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[5\] " "Pin lddr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[5] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[6\] " "Pin lddr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[6] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[7\] " "Pin lddr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[7] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[8\] " "Pin lddr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[8] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[9\] " "Pin lddr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[9] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[10\] " "Pin lddr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[10] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[11\] " "Pin lddr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[11] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[12\] " "Pin lddr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[12] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[13\] " "Pin lddr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[13] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[14\] " "Pin lddr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[14] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[15\] " "Pin lddr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[15] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[0\] " "Pin rd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[0] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[1\] " "Pin rd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[1] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[2\] " "Pin rd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[2] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[3\] " "Pin rd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[3] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[4\] " "Pin rd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[4] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[5\] " "Pin rd\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[5] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[6\] " "Pin rd\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[6] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[7\] " "Pin rd\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[7] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[8\] " "Pin rd\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[8] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[9\] " "Pin rd\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[9] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[10\] " "Pin rd\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[10] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[11\] " "Pin rd\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[11] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[12\] " "Pin rd\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[12] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[13\] " "Pin rd\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[13] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[14\] " "Pin rd\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[14] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd\[15\] " "Pin rd\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rd[15] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rd[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnds\[0\] " "Pin gnds\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { gnds[0] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gnds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnds\[1\] " "Pin gnds\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { gnds[1] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gnds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnds\[2\] " "Pin gnds\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { gnds[2] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gnds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gnds\[3\] " "Pin gnds\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { gnds[3] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gnds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[0\] " "Pin display\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[0] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[1\] " "Pin display\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[1] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[2\] " "Pin display\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[2] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[3\] " "Pin display\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[3] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[4\] " "Pin display\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[4] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[5\] " "Pin display\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[5] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[6\] " "Pin display\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[6] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Pin en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { en } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr " "Pin addr not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[2\] " "Pin lddr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[2] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[1\] " "Pin lddr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[1] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[0\] " "Pin lddr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[0] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lddr\[3\] " "Pin lddr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { lddr[3] } } } { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lddr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704910844971 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1704910844971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VertebrateVerilog.sdc " "Synopsys Design Constraints File file not found: 'VertebrateVerilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704910845127 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704910845128 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704910845129 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1704910845129 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704910845129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1704910845132 ""}  } { { "seven_segment_adapter_4.sv" "" { Text "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/seven_segment_adapter_4.sv" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704910845132 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704910845327 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704910845328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704910845328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704910845328 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704910845329 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704910845329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704910845329 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704910845329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704910845334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1704910845335 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704910845335 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 2.5V 18 27 0 " "Number of I/O pins in group: 45 (unused VREF, 2.5V VCCIO, 18 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1704910845338 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1704910845338 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1704910845338 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704910845338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704910845338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704910845338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704910845338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704910845338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704910845338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704910845338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704910845338 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1704910845338 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1704910845338 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_left " "Node \"btn_left\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_left" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "btn_right " "Node \"btn_right\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn_right" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_display\[0\] " "Node \"seven_segment_display\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_display\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_display\[1\] " "Node \"seven_segment_display\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_display\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_display\[2\] " "Node \"seven_segment_display\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_display\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_display\[3\] " "Node \"seven_segment_display\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_display\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_display\[4\] " "Node \"seven_segment_display\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_display\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_display\[5\] " "Node \"seven_segment_display\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_display\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_display\[6\] " "Node \"seven_segment_display\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_display\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_gnds\[0\] " "Node \"seven_segment_gnds\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_gnds\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_gnds\[1\] " "Node \"seven_segment_gnds\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_gnds\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_gnds\[2\] " "Node \"seven_segment_gnds\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_gnds\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seven_segment_gnds\[3\] " "Node \"seven_segment_gnds\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seven_segment_gnds\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1704910845606 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1704910845606 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704910845607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704910846465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704910846507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704910846513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704910847046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704910847046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704910847243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y0 X53_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y0 to location X53_Y10" {  } { { "loc" "" { Generic "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y0 to location X53_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y0 to location X53_Y10"} 43 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1704910847700 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704910847700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704910847962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1704910847963 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1704910847963 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704910847963 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1704910847969 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704910848016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704910848144 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704910848185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704910848287 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704910848533 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1704910848800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/output_files/VertebrateVerilog.fit.smsg " "Generated suppressed messages file C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/output_files/VertebrateVerilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704910848841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704910849020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:20:49 2024 " "Processing ended: Wed Jan 10 21:20:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704910849020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704910849020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704910849020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704910849020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704910850226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704910850227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:20:50 2024 " "Processing started: Wed Jan 10 21:20:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704910850227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704910850227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VertebrateVerilog -c VertebrateVerilog " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VertebrateVerilog -c VertebrateVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704910850227 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1704910850951 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704910850971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4587 " "Peak virtual memory: 4587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704910851219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:20:51 2024 " "Processing ended: Wed Jan 10 21:20:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704910851219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704910851219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704910851219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704910851219 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704910852419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704910853183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:20:52 2024 " "Processing started: Wed Jan 10 21:20:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704910853183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704910853183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VertebrateVerilog -c VertebrateVerilog " "Command: quartus_sta VertebrateVerilog -c VertebrateVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704910853183 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1704910853239 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704910853327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1704910853328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1704910853363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1704910853363 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VertebrateVerilog.sdc " "Synopsys Design Constraints File file not found: 'VertebrateVerilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1704910853522 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1704910853523 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853523 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853523 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1704910853630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853630 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1704910853630 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1704910853636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.223 " "Worst-case setup slack is 0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 clk  " "    0.223               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704910853642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704910853645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704910853647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704910853649 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1704910853649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1704910853649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.000 clk  " "   -3.000             -13.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910853651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704910853651 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1704910853685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1704910853701 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1704910854000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.301 " "Worst-case setup slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clk  " "    0.301               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704910854027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704910854029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704910854031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704910854034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1704910854034 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1704910854034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.000 clk  " "   -3.000             -13.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704910854036 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1704910854055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.563 " "Worst-case setup slack is 0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 clk  " "    0.563               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704910854158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704910854161 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704910854164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704910854167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1704910854167 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1704910854167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.546 clk  " "   -3.000             -13.546 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704910854170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704910854170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1704910854445 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1704910854445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704910854493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:20:54 2024 " "Processing ended: Wed Jan 10 21:20:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704910854493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704910854493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704910854493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704910854493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704910855724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704910855724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:20:55 2024 " "Processing started: Wed Jan 10 21:20:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704910855724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704910855724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VertebrateVerilog -c VertebrateVerilog " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VertebrateVerilog -c VertebrateVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704910855724 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VertebrateVerilog_6_1200mv_85c_slow.vho C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/ simulation " "Generated file VertebrateVerilog_6_1200mv_85c_slow.vho in folder \"C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704910855967 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VertebrateVerilog_6_1200mv_0c_slow.vho C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/ simulation " "Generated file VertebrateVerilog_6_1200mv_0c_slow.vho in folder \"C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704910855982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VertebrateVerilog_min_1200mv_0c_fast.vho C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/ simulation " "Generated file VertebrateVerilog_min_1200mv_0c_fast.vho in folder \"C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704910855997 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VertebrateVerilog.vho C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/ simulation " "Generated file VertebrateVerilog.vho in folder \"C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704910856011 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VertebrateVerilog_6_1200mv_85c_vhd_slow.sdo C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/ simulation " "Generated file VertebrateVerilog_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704910856026 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VertebrateVerilog_6_1200mv_0c_vhd_slow.sdo C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/ simulation " "Generated file VertebrateVerilog_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704910856039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VertebrateVerilog_min_1200mv_0c_vhd_fast.sdo C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/ simulation " "Generated file VertebrateVerilog_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704910856052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VertebrateVerilog_vhd.sdo C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/ simulation " "Generated file VertebrateVerilog_vhd.sdo in folder \"C:/Users/mtuna/Desktop/vertebrate cpu/Vertebrate CPU/Verilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704910856065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704910856096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:20:56 2024 " "Processing ended: Wed Jan 10 21:20:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704910856096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704910856096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704910856096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704910856096 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704910856649 ""}
