Fitter report for fir_top
Sat May 27 10:34:43 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. |fir_top|dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|ALTSYNCRAM
 27. |fir_top|dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ALTSYNCRAM
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Sat May 27 10:34:43 2017            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; fir_top                                          ;
; Top-level Entity Name              ; fir_top                                          ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE6F17C8                                      ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 2,842 / 6,272 ( 45 % )                           ;
;     Total combinational functions  ; 2,101 / 6,272 ( 33 % )                           ;
;     Dedicated logic registers      ; 2,621 / 6,272 ( 42 % )                           ;
; Total registers                    ; 2621                                             ;
; Total pins                         ; 12 / 180 ( 7 % )                                 ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 117,912 / 276,480 ( 43 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                   ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                   ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE6F17C8         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  18.2%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+------------+--------------------------------------+
; Pin Name   ; Reason                               ;
+------------+--------------------------------------+
; DA_CLK     ; Missing drive strength and slew rate ;
; DA_Data[0] ; Missing drive strength and slew rate ;
; DA_Data[1] ; Missing drive strength and slew rate ;
; DA_Data[2] ; Missing drive strength and slew rate ;
; DA_Data[3] ; Missing drive strength and slew rate ;
; DA_Data[4] ; Missing drive strength and slew rate ;
; DA_Data[5] ; Missing drive strength and slew rate ;
; DA_Data[6] ; Missing drive strength and slew rate ;
; DA_Data[7] ; Missing drive strength and slew rate ;
; Buzzer_Out ; Missing drive strength and slew rate ;
+------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 4877 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 4877 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3408    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 210     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 1249    ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/LQbishe/FIR/output_files/fir_top.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,842 / 6,272 ( 45 % )     ;
;     -- Combinational with no register       ; 221                        ;
;     -- Register only                        ; 741                        ;
;     -- Combinational with a register        ; 1880                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 567                        ;
;     -- 3 input functions                    ; 849                        ;
;     -- <=2 input functions                  ; 685                        ;
;     -- Register only                        ; 741                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1362                       ;
;     -- arithmetic mode                      ; 739                        ;
;                                             ;                            ;
; Total registers*                            ; 2,621 / 7,124 ( 37 % )     ;
;     -- Dedicated logic registers            ; 2,621 / 6,272 ( 42 % )     ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 235 / 392 ( 60 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 12 / 180 ( 7 % )           ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 4                          ;
; M9Ks                                        ; 17 / 30 ( 57 % )           ;
; Total block memory bits                     ; 117,912 / 276,480 ( 43 % ) ;
; Total block memory implementation bits      ; 156,672 / 276,480 ( 57 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global clocks                               ; 4 / 10 ( 40 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 6% / 5% / 6%               ;
; Peak interconnect usage (total/H/V)         ; 12% / 10% / 14%            ;
; Maximum fan-out                             ; 2206                       ;
; Highest non-global fan-out                  ; 516                        ;
; Total fan-out                               ; 14818                      ;
; Average fan-out                             ; 2.80                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                               ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ; Low                            ;
;                                             ;                      ;                    ;                                ;                                ;
; Total logic elements                        ; 1791 / 6272 ( 29 % ) ; 144 / 6272 ( 2 % ) ; 907 / 6272 ( 14 % )            ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 66                   ; 58                 ; 97                             ; 0                              ;
;     -- Register only                        ; 209                  ; 20                 ; 512                            ; 0                              ;
;     -- Combinational with a register        ; 1516                 ; 66                 ; 298                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;                                ;
;     -- 4 input functions                    ; 317                  ; 55                 ; 195                            ; 0                              ;
;     -- 3 input functions                    ; 712                  ; 31                 ; 106                            ; 0                              ;
;     -- <=2 input functions                  ; 553                  ; 38                 ; 94                             ; 0                              ;
;     -- Register only                        ; 209                  ; 20                 ; 512                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;                                ;
;     -- normal mode                          ; 900                  ; 116                ; 346                            ; 0                              ;
;     -- arithmetic mode                      ; 682                  ; 8                  ; 49                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Total registers                             ; 1725                 ; 86                 ; 810                            ; 0                              ;
;     -- Dedicated logic registers            ; 1725 / 6272 ( 28 % ) ; 86 / 6272 ( 1 % )  ; 810 / 6272 ( 13 % )            ; 0 / 6272 ( 0 % )               ;
;                                             ;                      ;                    ;                                ;                                ;
; Total LABs:  partially or completely used   ; 150 / 392 ( 38 % )   ; 15 / 392 ( 4 % )   ; 75 / 392 ( 19 % )              ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ; 0                              ;
; I/O pins                                    ; 12                   ; 0                  ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 71832                ; 0                  ; 46080                          ; 0                              ;
; Total RAM block bits                        ; 110592               ; 0                  ; 46080                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 12 / 30 ( 40 % )     ; 0 / 30 ( 0 % )     ; 5 / 30 ( 16 % )                ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )      ; 0 / 12 ( 0 % )     ; 1 / 12 ( 8 % )                 ; 1 / 12 ( 8 % )                 ;
;                                             ;                      ;                    ;                                ;                                ;
; Connections                                 ;                      ;                    ;                                ;                                ;
;     -- Input Connections                    ; 1709                 ; 127                ; 1024                           ; 1                              ;
;     -- Registered Input Connections         ; 1708                 ; 97                 ; 872                            ; 0                              ;
;     -- Output Connections                   ; 535                  ; 119                ; 1                              ; 2206                           ;
;     -- Registered Output Connections        ; 74                   ; 118                ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;                                ;
;     -- Total Connections                    ; 10581                ; 794                ; 4093                           ; 2213                           ;
;     -- Registered Connections               ; 6684                 ; 559                ; 2251                           ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; External Connections                        ;                      ;                    ;                                ;                                ;
;     -- Top                                  ; 0                    ; 119                ; 416                            ; 1709                           ;
;     -- sld_hub:auto_hub                     ; 119                  ; 16                 ; 111                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 416                  ; 111                ; 0                              ; 498                            ;
;     -- hard_block:auto_generated_inst       ; 1709                 ; 0                  ; 498                            ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;                                ;
;     -- Input Ports                          ; 5                    ; 19                 ; 147                            ; 1                              ;
;     -- Output Ports                         ; 57                   ; 37                 ; 100                            ; 1                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                  ; 43                             ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 26                 ; 91                             ; 0                              ;
;                                             ;                      ;                    ;                                ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 1                  ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 1                  ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 1                  ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                  ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 15                 ; 91                             ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK  ; E1    ; 1        ; 0            ; 11           ; 7            ; 32                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RSTn ; R16   ; 5        ; 34           ; 5            ; 14           ; 516                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Buzzer_Out ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_CLK     ; P3    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_Data[0] ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_Data[1] ; R5    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_Data[2] ; T5    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_Data[3] ; R6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_Data[4] ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_Data[5] ; R7    ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_Data[6] ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA_Data[7] ; N3    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 19 ( 5 % )  ; 2.5V          ; --           ;
; 3        ; 9 / 26 ( 35 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 6        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 196        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 192        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 188        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 183        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 177        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 175        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 168        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 161        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 159        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 155        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 167        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 197        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 195        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 189        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 184        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 178        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 176        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 169        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 162        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 160        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 156        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 147        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 146        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 198        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 199        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 144        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 143        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 24         ; 1        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 158        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 157        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 11         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 166        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 142        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 139        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J12      ; 123        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J13      ; 124        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J14      ; 122        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 121        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ; 120        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 32         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ; 87         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K11      ; 110        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K12      ; 105        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 118        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 36         ; 2        ; Buzzer_Out                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 99         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L12      ; 104        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L13      ; 114        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L14      ; 113        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 115        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 59         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ; 78         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 45         ; 3        ; DA_Data[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ; 102        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N14      ; 106        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 111        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 46         ; 3        ; DA_CLK                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 108        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 53         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 61         ; 3        ; DA_Data[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; DA_Data[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; DA_Data[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 80         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 83         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 85         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 91         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 97         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RSTn                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 54         ; 3        ; DA_Data[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; DA_Data[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; DA_Data[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; DA_Data[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 75         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 81         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 84         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 92         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 95         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------+
; Name                          ; pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------+
; SDC pin name                  ; U4|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                ;
; Compensate clock              ; clock0                                                                ;
; Compensated input/output pins ; --                                                                    ;
; Switchover type               ; --                                                                    ;
; Input frequency 0             ; 50.0 MHz                                                              ;
; Input frequency 1             ; --                                                                    ;
; Nominal PFD frequency         ; 50.0 MHz                                                              ;
; Nominal VCO frequency         ; 350.0 MHz                                                             ;
; VCO post scale K counter      ; 2                                                                     ;
; VCO frequency control         ; Auto                                                                  ;
; VCO phase shift step          ; 357 ps                                                                ;
; VCO multiply                  ; --                                                                    ;
; VCO divide                    ; --                                                                    ;
; Freq min lock                 ; 42.86 MHz                                                             ;
; Freq max lock                 ; 92.89 MHz                                                             ;
; M VCO Tap                     ; 0                                                                     ;
; M Initial                     ; 1                                                                     ;
; M value                       ; 7                                                                     ;
; N value                       ; 1                                                                     ;
; Charge pump current           ; setting 1                                                             ;
; Loop filter resistance        ; setting 27                                                            ;
; Loop filter capacitance       ; setting 0                                                             ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                  ;
; Bandwidth type                ; Medium                                                                ;
; Real time reconfigurable      ; Off                                                                   ;
; Scan chain MIF file           ; --                                                                    ;
; Preserve PLL counter order    ; Off                                                                   ;
; PLL location                  ; PLL_1                                                                 ;
; Inclk0 signal                 ; CLK                                                                   ;
; Inclk1 signal                 ; --                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                         ;
; Inclk1 signal type            ; --                                                                    ;
+-------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------+
; Name                                                                                         ; Output Clock ; Mult ; Div  ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                   ;
+----------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------+
; pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 7    ; 5000 ; 0.07 MHz         ; 0 (0 ps)    ; 0.09 (357 ps)    ; 50/50      ; C1      ; 500           ; 250/250 Even ; C0            ; 1       ; 0       ; U4|altpll_component|auto_generated|pll1|clk[0] ;
; pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --   ; --               ; --          ; --               ; --         ; C0      ; 10            ; 5/5 Even     ; --            ; 1       ; 0       ;                                                ;
+----------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fir_top                                                                                                ; 2842 (9)    ; 2621 (0)                  ; 0 (0)         ; 117912      ; 17   ; 0            ; 0       ; 0         ; 12   ; 0            ; 221 (1)      ; 741 (0)           ; 1880 (8)         ; |fir_top                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |DA_Data_Out_module:U3|                                                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |fir_top|DA_Data_Out_module:U3                                                                                                                                                                                                                                                                                                                ; work         ;
;    |dds_module:U1|                                                                                      ; 23 (23)     ; 13 (13)                   ; 0 (0)         ; 71680       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 13 (13)          ; |fir_top|dds_module:U1                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sin24k_rom:U2|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|dds_module:U1|sin24k_rom:U2                                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; work         ;
;             |altsyncram_2l91:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated                                                                                                                                                                                                                                           ; work         ;
;       |sin6k_rom:U1|                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 57344       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|dds_module:U1|sin6k_rom:U1                                                                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 57344       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; work         ;
;             |altsyncram_qj91:auto_generated|                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 57344       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated                                                                                                                                                                                                                                            ; work         ;
;    |low_pass_filter1:U2|                                                                                ; 1759 (0)    ; 1704 (0)                  ; 0 (0)         ; 152         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 201 (0)           ; 1503 (0)         ; |fir_top|low_pass_filter1:U2                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |low_pass_filter1_ast:low_pass_filter1_ast_inst|                                                  ; 1759 (0)    ; 1704 (0)                  ; 0 (0)         ; 152         ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 201 (0)           ; 1503 (0)         ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst                                                                                                                                                                                                                                                                   ; work         ;
;          |auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|                                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 4 (4)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl                                                                                                                                                                                                           ; work         ;
;          |auk_dspip_avalon_streaming_sink_fir_130:sink|                                                 ; 38 (18)     ; 30 (14)                   ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (4)        ; 0 (0)             ; 30 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink                                                                                                                                                                                                                      ; work         ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                   ; 21 (0)      ; 16 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 17 (0)           ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                              ; work         ;
;                |scfifo_8hh1:auto_generated|                                                             ; 21 (2)      ; 16 (1)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 17 (1)           ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated                                                                                                                                                   ; work         ;
;                   |a_dpfifo_1s81:dpfifo|                                                                ; 19 (11)     ; 15 (7)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (8)           ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo                                                                                                                              ; work         ;
;                      |altsyncram_gsf1:FIFOram|                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|altsyncram_gsf1:FIFOram                                                                                                      ; work         ;
;                      |cntr_ao7:usedw_counter|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_ao7:usedw_counter                                                                                                       ; work         ;
;                      |cntr_tnb:rd_ptr_msb|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                          ; work         ;
;                      |cntr_unb:wr_ptr|                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_unb:wr_ptr                                                                                                              ; work         ;
;          |auk_dspip_avalon_streaming_source_fir_130:source|                                             ; 49 (49)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 46 (46)           ; 3 (3)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source                                                                                                                                                                                                                  ; work         ;
;          |low_pass_filter1_st:fircore|                                                                  ; 1668 (0)    ; 1620 (0)                  ; 0 (0)         ; 88          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 154 (0)           ; 1467 (0)         ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore                                                                                                                                                                                                                                       ; work         ;
;             |par_ctrl:Uctrl|                                                                            ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl                                                                                                                                                                                                                        ; work         ;
;             |rom_lut_r_cen:Ur0_n_0_pp|                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_1_pp|                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_1_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_2_pp|                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_2_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_3_pp|                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_3_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_4_pp|                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_4_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_5_pp|                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_5_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_6_pp|                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_6_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_7_pp|                                                                  ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_7_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur0_n_8_pp|                                                                  ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_8_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_0_pp|                                                                  ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_0_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_1_pp|                                                                  ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_1_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_2_pp|                                                                  ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_2_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_3_pp|                                                                  ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_3_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_4_pp|                                                                  ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_4_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_5_pp|                                                                  ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_5_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_6_pp|                                                                  ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_6_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_7_pp|                                                                  ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_7_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur1_n_8_pp|                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_8_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_0_pp|                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_0_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_1_pp|                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_1_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_2_pp|                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_2_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_3_pp|                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_3_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_4_pp|                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_4_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_5_pp|                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_5_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_6_pp|                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_6_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_7_pp|                                                                  ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_7_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur2_n_8_pp|                                                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_8_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_0_pp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_0_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_1_pp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_1_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_2_pp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_2_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_3_pp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_3_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_4_pp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_4_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_5_pp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_5_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_6_pp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_6_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_7_pp|                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_7_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur3_n_8_pp|                                                                  ; 11 (10)     ; 1 (0)                     ; 0 (0)         ; 88          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp                                                                                                                                                                                                              ; work         ;
;                |altshift_taps:data_out_rtl_0|                                                           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 88          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0                                                                                                                                                                                 ; work         ;
;                   |shift_taps_rnm:auto_generated|                                                       ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 88          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated                                                                                                                                                   ; work         ;
;                      |altsyncram_0e81:altsyncram2|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 88          ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|altsyncram_0e81:altsyncram2                                                                                                                       ; work         ;
;                      |cntr_4pf:cntr1|                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|cntr_4pf:cntr1                                                                                                                                    ; work         ;
;             |rom_lut_r_cen:Ur4_n_0_pp|                                                                  ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_0_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_1_pp|                                                                  ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_1_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_2_pp|                                                                  ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_2_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_3_pp|                                                                  ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_3_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_4_pp|                                                                  ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_4_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_5_pp|                                                                  ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_5_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_6_pp|                                                                  ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_6_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_7_pp|                                                                  ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_7_pp                                                                                                                                                                                                              ; work         ;
;             |rom_lut_r_cen:Ur4_n_8_pp|                                                                  ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_8_pp                                                                                                                                                                                                              ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|                                                         ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n|                                                         ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|                                                         ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|                                                         ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 6 (6)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|                                                         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|                                                         ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|                                                         ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 11 (11)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|                                                         ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|                                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n|                                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|                                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|                                                         ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|                                                         ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|                                                         ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|                                                         ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|                                                         ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|                                                         ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|                                                         ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|                                                         ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|                                                         ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|                                                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 12 (12)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n|                                                         ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 12 (12)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|                                                         ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 15 (15)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|                                                         ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 12 (12)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|                                                         ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|                                                         ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|                                                         ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|                                                         ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 11 (11)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|                                                         ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|                                                         ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|                                                         ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 16 (16)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|                                                         ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 13 (13)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|                                                         ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 14 (14)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n|                                                         ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 14 (14)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|                                                         ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 14 (14)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n|                                                         ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 14 (14)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|                                                         ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 16 (16)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n|                                                         ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 16 (16)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_2_n_0_n|                                                         ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 19 (19)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n|                                                         ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 15 (15)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n                                                                                                                                                                                                     ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_0_n_0_n|                                                           ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_0_n_1_n|                                                           ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_0_n_2_n|                                                           ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 0 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_1_n_0_n|                                                           ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_1_n_1_n|                                                           ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 0 (0)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n                                                                                                                                                                                                       ; work         ;
;             |sadd_lpm_cen:Uadd_cen_l_2_n_0_n|                                                           ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_2_n_0_n                                                                                                                                                                                                       ; work         ;
;             |tdl_da_lc:Utdldalc0n|                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc10n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc11n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc12n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc12n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc13n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc14n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc15n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc16n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc17n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc17n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc18n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc19n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc1n|                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc20n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc20n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc21n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc21n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc22n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc22n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc23n|                                                                     ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc24n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc24n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc25n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc25n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc26n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc26n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc27n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc27n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc28n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc28n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc29n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc29n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc2n|                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc2n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc30n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc31n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc32n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc32n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc33n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc34n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc35n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc36n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc37n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc37n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc38n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc39n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc3n|                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc40n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc41n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc42n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc42n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc43n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc44n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc45n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc46n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc47n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc47n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc48n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc49n|                                                                     ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc49n                                                                                                                                                                                                                 ; work         ;
;             |tdl_da_lc:Utdldalc4n|                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc5n|                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc6n|                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc7n|                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc7n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc8n|                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n                                                                                                                                                                                                                  ; work         ;
;             |tdl_da_lc:Utdldalc9n|                                                                      ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_0_sym_add|                                                                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_10_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_11_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_13_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_14_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_15_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_16_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_18_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_19_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_1_sym_add|                                                                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_20_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_21_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_23_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_24_sym_add|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add                                                                                                                                                                                                                 ; work         ;
;             |uadd_cen:U_3_sym_add|                                                                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_3_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_4_sym_add|                                                                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_5_sym_add|                                                                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_6_sym_add|                                                                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_8_sym_add|                                                                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add                                                                                                                                                                                                                  ; work         ;
;             |uadd_cen:U_9_sym_add|                                                                      ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |fir_top|low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add                                                                                                                                                                                                                  ; work         ;
;    |pll_70K:U4|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|pll_70K:U4                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|pll_70K:U4|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; work         ;
;          |pll_70K_altpll:auto_generated|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 144 (1)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (1)       ; 20 (0)            ; 66 (0)           ; |fir_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 143 (102)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (44)      ; 20 (20)           ; 66 (41)          ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |fir_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 907 (91)    ; 810 (90)                  ; 0 (0)         ; 46080       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (1)       ; 512 (90)          ; 298 (0)          ; |fir_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 816 (0)     ; 720 (0)                   ; 0 (0)         ; 46080       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 422 (0)           ; 298 (0)          ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 816 (221)   ; 720 (212)                 ; 0 (0)         ; 46080       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (9)       ; 422 (203)         ; 298 (11)         ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 66 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 43 (43)           ; 22 (0)           ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_psc:auto_generated|                                                              ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 46080       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_6124:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 46080       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 101 (101)   ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 19 (19)           ; 40 (40)          ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 256 (1)     ; 241 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 148 (0)           ; 93 (1)           ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 225 (0)     ; 225 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 135 (0)           ; 90 (0)           ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 135 (135)   ; 135 (135)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 90 (90)           ; 45 (45)          ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 135 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 45 (0)            ; 90 (0)           ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 26 (16)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 9 (0)             ; 2 (1)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 126 (11)    ; 109 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 0 (0)             ; 109 (0)          ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_jgi:auto_generated|                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_89j:auto_generated|                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_cgi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 45 (45)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 45 (45)          ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 8 (8)            ; |fir_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; DA_CLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_Data[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_Data[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_Data[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_Data[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_Data[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_Data[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_Data[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA_Data[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Buzzer_Out ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RSTn       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLK                                                                                                                                                                                                                                                      ;                   ;         ;
; RSTn                                                                                                                                                                                                                                                     ;                   ;         ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[0]                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[1]                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[2]                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[3]                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[4]                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[5]                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[6]                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[7]                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[8]                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[9]                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[10]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[11]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[12]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[13]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[14]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[15]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[16]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[17]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[18]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[19]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[20]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[21]                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[22]                                                                                                            ; 0                 ; 6       ;
;      - DA_Data_Out_module:U3|DA_Data[0]                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - DA_Data_Out_module:U3|DA_Data[1]                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - DA_Data_Out_module:U3|DA_Data[2]                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - DA_Data_Out_module:U3|DA_Data[3]                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - DA_Data_Out_module:U3|DA_Data[4]                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - DA_Data_Out_module:U3|DA_Data[5]                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - DA_Data_Out_module:U3|DA_Data[6]                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - DA_Data_Out_module:U3|DA_Data[7]                                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                                           ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|was_stalled                                                                                                                   ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[0]                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[1]                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[2]                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[3]                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[4]                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[5]                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[6]                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[7]                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[8]                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[9]                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - dds_module:U1|Cnt2[10]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - dds_module:U1|Cnt1[11]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - dds_module:U1|Cnt1[12]                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[0]                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_valid_s                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|valid_ctrl_int                                                                                                                ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[10]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[11]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[12]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[13]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[14]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[15]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[16]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[17]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[18]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[19]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[1]                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[20]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[21]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[22]                                                                                                                  ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[2]                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[3]                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[4]                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[5]                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[6]                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[7]                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[8]                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|data_int[9]                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|sink_stall_reg                                                                                                         ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg                                                                                                       ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg                                                                                                              ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|done~0                                                                                                                              ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|done_early~0                                                                                                                        ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_start                                                                                                                        ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|empty_dff                                 ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|done_early~1                                                                                                                        ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|usedw_is_1_dff                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_ready                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.normal                                                                                                             ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.run1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|usedw_is_0_dff                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|cnt[3]~1                                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|cnt[3]~2                                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|cnt[1]~3                                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|cnt[2]~4                                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_stall_s                                                                                                                      ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_ready_s                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|cnt[0]~5                                                                                                                            ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|dffe_af                                                        ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc29n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[1]~0                                                                                                                ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc20n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc29n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc20n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc29n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc20n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc29n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc20n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc29n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc20n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc29n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc20n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc29n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc20n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc29n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc20n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc28n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc21n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc28n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc21n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc28n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc21n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc28n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc21n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc28n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc21n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc28n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc21n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc28n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc21n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc28n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc21n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc26n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc26n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc26n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc26n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc26n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc26n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc26n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc26n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out~8                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc25n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc24n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc25n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc24n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc25n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc24n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc25n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc24n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc25n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc24n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc25n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc24n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc25n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc24n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc25n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc24n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out~0                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out~1                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out~2                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out~3                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out~4                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out~5                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out~6                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out~7                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out~0                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out~1                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out~2                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out~3                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out~4                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out~5                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out~6                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out~7                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out~0                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out~1                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out~2                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out~3                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out~4                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out~5                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out~6                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out~7                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out~0                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out~1                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out~2                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out~3                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out~4                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out~5                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out~6                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out~7                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc49n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out~0                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc49n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out~1                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc49n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out~2                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc49n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out~3                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc49n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out~4                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc49n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out~5                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc49n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out~6                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc49n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out~7                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out~0                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out~1                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out~2                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out~3                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out~4                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out~5                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out~6                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out~7                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out~0                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out~1                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out~2                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out~3                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out~4                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out~5                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out~6                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out~7                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out~0                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out~1                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out~2                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out~3                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out~4                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out~5                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out~6                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out~7                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|rdy_int~0                                                                                                                           ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc27n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc27n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc27n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc27n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc27n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc27n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc27n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc27n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc22n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc22n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc22n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc22n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc22n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc22n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc22n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc22n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc32n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc32n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc32n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc32n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc32n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc32n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc32n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc32n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc37n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc37n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc37n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc37n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc37n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc37n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc37n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc37n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc12n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc12n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc12n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc12n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc12n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc12n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc12n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc12n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc42n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc42n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc42n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc42n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc42n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc42n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc42n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc42n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc7n|data_out~0                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc7n|data_out~1                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc7n|data_out~2                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc7n|data_out~3                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc7n|data_out~4                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc7n|data_out~5                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc7n|data_out~6                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc7n|data_out~7                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_data_int[7]                                                                                                               ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|low_addressa[0]                           ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|rd_ptr_lsb                                ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|low_addressa[1]                           ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|low_addressa[2]                           ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_data_int[6]                                                                                                               ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_data_int[5]                                                                                                               ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_data_int[4]                                                                                                               ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_data_int[3]                                                                                                               ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_data_int[2]                                                                                                               ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_data_int[1]                                                                                                               ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|at_sink_data_int[0]                                                                                                               ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc47n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc47n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc47n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc47n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc47n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc47n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc47n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc47n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc17n|data_out~0                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc17n|data_out~1                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc17n|data_out~2                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc17n|data_out~3                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc17n|data_out~4                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc17n|data_out~5                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc17n|data_out~6                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc17n|data_out~7                                                                                                                   ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc2n|data_out~0                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc2n|data_out~1                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc2n|data_out~2                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc2n|data_out~3                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc2n|data_out~4                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc2n|data_out~5                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc2n|data_out~6                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc2n|data_out~7                                                                                                                    ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg~SynDup                                                                                                       ; 0                 ; 6       ;
;      - low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg~SynDup_1                                                                                                     ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                                                                                                                                 ; PIN_E1             ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                 ; PIN_E1             ; 30      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; RSTn                                                                                                                                                                                                                                                                                                ; PIN_R16            ; 516     ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 408     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg                                                                                                                                                                ; FF_X28_Y15_N27     ; 500     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg~SynDup                                                                                                                                                         ; FF_X28_Y15_N13     ; 263     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg~SynDup_1                                                                                                                                                       ; FF_X28_Y15_N23     ; 458     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|Selector4~1                                                                                                                                                                         ; LCCOMB_X29_Y13_N0  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|data_take                                                                                                                                                                           ; LCCOMB_X29_Y13_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|_~1                                                                                         ; LCCOMB_X29_Y13_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|_~4                                                                                         ; LCCOMB_X29_Y13_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.run1                                                                                                                                                                     ; FF_X29_Y13_N27     ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|Mux1~0                                                                                                                                                                          ; LCCOMB_X18_Y11_N24 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|stall_controller_comb~0                                                                                                                                                         ; LCCOMB_X28_Y14_N26 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|done_early~0                                                                                                                                                                          ; LCCOMB_X28_Y15_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[1]~0                                                                                                                                                                  ; LCCOMB_X28_Y14_N14 ; 400     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                   ; PLL_1              ; 2205    ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X6_Y9_N11       ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X7_Y17_N22  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X7_Y17_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X6_Y11_N2   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; LCCOMB_X6_Y17_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X6_Y17_N26  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; LCCOMB_X7_Y9_N6    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; FF_X7_Y10_N31      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; FF_X7_Y10_N5       ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; LCCOMB_X7_Y9_N0    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                   ; LCCOMB_X9_Y17_N12  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                   ; LCCOMB_X9_Y17_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; LCCOMB_X9_Y17_N10  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; LCCOMB_X10_Y17_N28 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; LCCOMB_X9_Y17_N4   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X5_Y9_N13       ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X6_Y9_N23       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X6_Y9_N7        ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X6_Y9_N3        ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X6_Y9_N18   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X6_Y10_N25      ; 22      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X11_Y10_N26 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X11_Y10_N22 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X11_Y10_N31     ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X10_Y10_N18 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X8_Y9_N1        ; 308     ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X9_Y11_N14  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X9_Y11_N24  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X10_Y8_N0   ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X8_Y9_N26   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[5]~0 ; LCCOMB_X8_Y9_N24   ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X10_Y8_N6   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X9_Y8_N2    ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X8_Y9_N30   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11                                                                                                                                                     ; LCCOMB_X8_Y7_N22   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                ; LCCOMB_X9_Y7_N0    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X9_Y10_N6   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X9_Y10_N4   ; 159     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                                   ; PIN_E1         ; 30      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0 ; 408     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated|wire_pll1_clk[0]                                     ; PLL_1          ; 2205    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X8_Y9_N1    ; 308     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RSTn~input                                                                                                                                                                                                                                                                                          ; 516     ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg                                                                                                                                                                ; 500     ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg~SynDup_1                                                                                                                                                       ; 458     ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc23n|data_out[1]~0                                                                                                                                                                  ; 400     ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg~SynDup                                                                                                                                                         ; 263     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 159     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; 52      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~1                                                                                       ; 46      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; 26      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|stall_controller_comb~0                                                                                                                                                         ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; 23      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|Mux1~0                                                                                                                                                                          ; 23      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                 ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1                                                                                ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                   ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                           ; 14      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_state.run1                                                                                                                                                                     ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                     ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                     ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add|res[1]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add|res[1]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add|res[2]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add|res[2]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add|res[3]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add|res[3]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add|res[4]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add|res[4]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add|res[5]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add|res[5]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add|res[6]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add|res[6]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add|res[7]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add|res[7]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add|res[0]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add|res[0]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_24_sym_add|res[8]                                                                                                                                                                         ; 13      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_23_sym_add|res[8]                                                                                                                                                                         ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                       ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                     ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                        ; 12      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add|res[0]                                                                                                                                                                         ; 12      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add|res[1]                                                                                                                                                                         ; 12      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add|res[2]                                                                                                                                                                         ; 12      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add|res[3]                                                                                                                                                                         ; 12      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add|res[4]                                                                                                                                                                         ; 12      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add|res[5]                                                                                                                                                                         ; 12      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add|res[6]                                                                                                                                                                         ; 12      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add|res[7]                                                                                                                                                                         ; 12      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_20_sym_add|res[8]                                                                                                                                                                         ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 11      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add|res[0]                                                                                                                                                                         ; 11      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add|res[1]                                                                                                                                                                         ; 11      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add|res[2]                                                                                                                                                                         ; 11      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add|res[3]                                                                                                                                                                         ; 11      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add|res[4]                                                                                                                                                                         ; 11      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add|res[5]                                                                                                                                                                         ; 11      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add|res[6]                                                                                                                                                                         ; 11      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add|res[7]                                                                                                                                                                         ; 11      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_21_sym_add|res[8]                                                                                                                                                                         ; 11      ;
; dds_module:U1|Cnt2[10]                                                                                                                                                                                                                                                                              ; 11      ;
; dds_module:U1|Cnt2[9]                                                                                                                                                                                                                                                                               ; 11      ;
; dds_module:U1|Cnt2[8]                                                                                                                                                                                                                                                                               ; 11      ;
; dds_module:U1|Cnt2[7]                                                                                                                                                                                                                                                                               ; 11      ;
; dds_module:U1|Cnt2[6]                                                                                                                                                                                                                                                                               ; 11      ;
; dds_module:U1|Cnt2[5]                                                                                                                                                                                                                                                                               ; 11      ;
; dds_module:U1|Cnt2[4]                                                                                                                                                                                                                                                                               ; 11      ;
; dds_module:U1|Cnt2[3]                                                                                                                                                                                                                                                                               ; 11      ;
; dds_module:U1|Cnt2[2]                                                                                                                                                                                                                                                                               ; 11      ;
; dds_module:U1|Cnt2[1]                                                                                                                                                                                                                                                                               ; 11      ;
; dds_module:U1|Cnt2[0]                                                                                                                                                                                                                                                                               ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~2                                                                                                                                  ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]~1                                                                                                                                 ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                     ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|Selector4~1                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add|res[1]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add|res[1]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add|res[2]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add|res[2]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add|res[3]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add|res[3]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add|res[4]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add|res[4]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add|res[5]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add|res[5]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add|res[6]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add|res[6]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add|res[7]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add|res[7]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add|res[0]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add|res[0]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_19_sym_add|res[8]                                                                                                                                                                         ; 10      ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_15_sym_add|res[8]                                                                                                                                                                         ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add|res[1]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add|res[2]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add|res[3]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add|res[4]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add|res[5]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add|res[6]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add|res[7]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add|res[0]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add|res[1]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add|res[2]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add|res[3]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add|res[4]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add|res[5]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add|res[6]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add|res[7]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add|res[0]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_11_sym_add|res[8]                                                                                                                                                                         ; 9       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_16_sym_add|res[8]                                                                                                                                                                         ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                  ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                         ; 8       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|data_take                                                                                                                                                                           ; 8       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add|res[0]                                                                                                                                                                         ; 8       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add|res[1]                                                                                                                                                                         ; 8       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add|res[2]                                                                                                                                                                         ; 8       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add|res[3]                                                                                                                                                                         ; 8       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add|res[4]                                                                                                                                                                         ; 8       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add|res[5]                                                                                                                                                                         ; 8       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add|res[6]                                                                                                                                                                         ; 8       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add|res[7]                                                                                                                                                                         ; 8       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_14_sym_add|res[8]                                                                                                                                                                         ; 8       ;
; dds_module:U1|Cnt1[12]                                                                                                                                                                                                                                                                              ; 8       ;
; dds_module:U1|Cnt1[11]                                                                                                                                                                                                                                                                              ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add|res[1]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add|res[1]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add|res[2]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add|res[2]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add|res[3]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add|res[3]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add|res[4]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add|res[4]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add|res[5]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add|res[5]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add|res[6]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add|res[6]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add|res[7]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add|res[7]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add|res[0]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add|res[0]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add|res[1]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add|res[1]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add|res[2]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add|res[2]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add|res[3]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add|res[3]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add|res[4]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add|res[4]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add|res[5]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add|res[5]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add|res[6]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add|res[6]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add|res[7]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add|res[7]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add|res[0]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add|res[1]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add|res[2]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add|res[3]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add|res[4]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add|res[5]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add|res[6]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add|res[7]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add|res[0]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add|res[0]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_18_sym_add|res[8]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_9_sym_add|res[8]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_5_sym_add|res[8]                                                                                                                                                                          ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_13_sym_add|res[8]                                                                                                                                                                         ; 7       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_10_sym_add|res[8]                                                                                                                                                                         ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[5]~0 ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                  ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                     ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                     ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                            ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                               ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_stall                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add|res[0]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add|res[0]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add|res[1]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add|res[1]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add|res[2]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add|res[2]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add|res[3]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add|res[3]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add|res[4]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add|res[4]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add|res[5]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add|res[5]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add|res[6]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add|res[6]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add|res[7]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add|res[7]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n|pipe[0][17]                                                                                                                                                        ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][14]                                                                                                                                                        ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][13]                                                                                                                                                        ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][11]                                                                                                                                                        ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n|pipe[0][9]                                                                                                                                                         ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_8_sym_add|res[8]                                                                                                                                                                          ; 6       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_6_sym_add|res[8]                                                                                                                                                                          ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]~0                ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                               ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                                                                ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add|res[1]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add|res[1]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add|res[2]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add|res[2]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add|res[3]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add|res[3]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add|res[4]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add|res[4]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add|res[5]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add|res[5]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add|res[6]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add|res[6]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add|res[7]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add|res[7]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add|res[0]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add|res[0]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_1_sym_add|res[8]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_0_sym_add|res[8]                                                                                                                                                                          ; 5       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][18]                                                                                                                                                          ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~11                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~8                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                               ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                                                                                                ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|Selector4~0                                                                                                                                                                         ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_out_state.empty_and_ready                                                                                                                                                      ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0]                                                   ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                                                                                                ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                                                                                                ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|sink_start                                                                                                                                                                          ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|source_stall_reg                                                                                                                                                         ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|sink_stall_reg                                                                                                                                                           ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add|res[0]                                                                                                                                                                          ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add|res[1]                                                                                                                                                                          ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add|res[2]                                                                                                                                                                          ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add|res[3]                                                                                                                                                                          ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add|res[4]                                                                                                                                                                          ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add|res[5]                                                                                                                                                                          ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add|res[6]                                                                                                                                                                          ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add|res[7]                                                                                                                                                                          ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n|pipe[0][18]                                                                                                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][15]                                                                                                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][14]                                                                                                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n|pipe[0][14]                                                                                                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][12]                                                                                                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][11]                                                                                                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n|pipe[0][8]                                                                                                                                                         ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n|pipe[0][10]                                                                                                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n|pipe[0][8]                                                                                                                                                         ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n|pipe[0][10]                                                                                                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|uadd_cen:U_4_sym_add|res[8]                                                                                                                                                                          ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a9                                                                         ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a18                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a25                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a30                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                                                                                                                                        ; 4       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                                                                                             ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[3]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[5]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[2]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[1]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[2]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[0]                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                    ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl|stall_reg~0                                                                                                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|rd_ptr_lsb                                                                                  ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_6_pp|data_out[12]                                                                                                                                                                ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_4_pp|data_out[12]                                                                                                                                                                ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[9]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[8]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_2_pp|data_out[12]                                                                                                                                                                ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[9]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_6_pp|data_out[6]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[8]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_0_pp|data_out[12]                                                                                                                                                                ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[9]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[4]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_2_pp|data_out[4]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_4_pp|data_out[4]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[4]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_0_pp|data_out[6]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_2_pp|data_out[6]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_4_pp|data_out[6]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_0_pp|data_out[8]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[8]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_0_pp|data_out[9]                                                                                                                                                                 ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|dffe_af                                                                                                          ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2]                                                   ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1]                                                   ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|_~1                                                                                         ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|usedw_is_0_dff                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|usedw_is_1_dff                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|done_early~1                                                                                                                                                                          ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|empty_dff                                                                                   ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|par_ctrl:Uctrl|done_early~0                                                                                                                                                                          ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[22]                                                                                                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[21]                                                                                                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[20]                                                                                                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[19]                                                                                                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[18]                                                                                                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[17]                                                                                                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[16]                                                                                                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_source_fir_130:source|at_source_data[15]                                                                                                                                                              ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|altsyncram_0e81:altsyncram2|ram_block3a43                                                                        ; 3       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][19]                                                                                                                                                        ; 3       ;
; data_in[7]~14                                                                                                                                                                                                                                                                                       ; 3       ;
; data_in[6]~12                                                                                                                                                                                                                                                                                       ; 3       ;
; data_in[5]~10                                                                                                                                                                                                                                                                                       ; 3       ;
; data_in[4]~8                                                                                                                                                                                                                                                                                        ; 3       ;
; data_in[3]~6                                                                                                                                                                                                                                                                                        ; 3       ;
; data_in[2]~4                                                                                                                                                                                                                                                                                        ; 3       ;
; data_in[1]~2                                                                                                                                                                                                                                                                                        ; 3       ;
; data_in[0]~0                                                                                                                                                                                                                                                                                        ; 3       ;
; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[6]                                                                                                                                                                                                    ; 3       ;
; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[5]                                                                                                                                                                                                    ; 3       ;
; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[4]                                                                                                                                                                                                    ; 3       ;
; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[3]                                                                                                                                                                                                    ; 3       ;
; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[2]                                                                                                                                                                                                    ; 3       ;
; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[1]                                                                                                                                                                                                    ; 3       ;
; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|q_a[0]                                                                                                                                                                                                    ; 3       ;
; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[5]                                                                                                                                                                                                   ; 3       ;
; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[6]                                                                                                                                                                                                   ; 3       ;
; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[4]                                                                                                                                                                                                   ; 3       ;
; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[1]                                                                                                                                                                                                   ; 3       ;
; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[2]                                                                                                                                                                                                   ; 3       ;
; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[3]                                                                                                                                                                                                   ; 3       ;
; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|q_a[0]                                                                                                                                                                                                   ; 3       ;
; CLK~input                                                                                                                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[1]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[3]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~20                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~14                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|_~4                                                                                         ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|ram_read_address[2]~2                                                                       ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]                                                      ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|ram_read_address[1]~1                                                                       ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]                                                      ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|ram_read_address[0]~0                                                                       ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]                                                          ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]                                                          ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]                                                          ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_7_pp|data_out[12]                                                                                                                                                                ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_5_pp|data_out[12]                                                                                                                                                                ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_7_pp|data_out[9]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_7_pp|data_out[8]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_3_pp|data_out[12]                                                                                                                                                                ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_5_pp|data_out[9]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_7_pp|data_out[6]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_5_pp|data_out[8]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur4_n_1_pp|data_out[12]                                                                                                                                                                ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_3_pp|data_out[9]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[4]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_5_pp|data_out[6]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_3_pp|data_out[8]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[4]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[4]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[4]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_1_pp|data_out[6]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur1_n_3_pp|data_out[6]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur2_n_1_pp|data_out[8]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_1_pp|data_out[9]                                                                                                                                                                 ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[0]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[1]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[2]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[3]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[4]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[5]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[6]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc3n|data_out[7]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc46n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc18n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc31n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[0]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[1]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[2]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[3]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[4]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[5]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[6]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc1n|data_out[7]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc48n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out[0]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out[1]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out[2]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out[3]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out[4]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out[5]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out[6]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc4n|data_out[7]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc45n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[0]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[1]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[2]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[3]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[4]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[5]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[6]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc0n|data_out[7]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[0]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[1]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[2]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[3]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[4]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[5]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[6]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc9n|data_out[7]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc40n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out[0]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out[1]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out[2]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out[3]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out[4]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out[5]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out[6]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc8n|data_out[7]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc41n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out[0]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out[1]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out[2]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out[3]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out[4]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out[5]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out[6]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc6n|data_out[7]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc43n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[0]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[1]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[2]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[3]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[4]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[5]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[6]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc5n|data_out[7]                                                                                                                                                                     ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc44n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc14n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc35n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc13n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc36n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc11n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc38n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc10n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc39n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc19n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc30n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[3]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[4]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[5]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[6]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc16n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc33n|data_out[7]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out[0]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out[1]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc34n|data_out[2]                                                                                                                                                                    ; 2       ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|tdl_da_lc:Utdldalc15n|data_out[3]                                                                                                                                                                    ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF            ; Location                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; ROM              ; Single Clock ; 2048         ; 7            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 14336 ; 2048                        ; 7                           ; --                          ; --                          ; 14336               ; 2    ; sinrom_24k.mif ; M9K_X15_Y12_N0, M9K_X15_Y13_N0                                                                                 ; Don't care           ; Old data        ; Old data        ;
; dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; ROM              ; Single Clock ; 8192         ; 7            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 57344 ; 8192                        ; 7                           ; --                          ; --                          ; 57344               ; 7    ; sinrom_6k.mif  ; M9K_X27_Y15_N0, M9K_X15_Y15_N0, M9K_X27_Y12_N0, M9K_X27_Y14_N0, M9K_X27_Y16_N0, M9K_X15_Y14_N0, M9K_X15_Y16_N0 ; Don't care           ; Old data        ; Old data        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|auk_dspip_avalon_streaming_sink_fir_130:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_1s81:dpfifo|altsyncram_gsf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 10           ; 8            ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 80    ; 8                           ; 8                           ; 8                           ; 8                           ; 64                  ; 1    ; None           ; M9K_X27_Y13_N0                                                                                                 ; Don't care           ; Old data        ; Old data        ;
; low_pass_filter1:U2|low_pass_filter1_ast:low_pass_filter1_ast_inst|low_pass_filter1_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|altshift_taps:data_out_rtl_0|shift_taps_rnm:auto_generated|altsyncram_0e81:altsyncram2|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 44           ; 2            ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 88    ; 2                           ; 44                          ; 2                           ; 44                          ; 88                  ; 2    ; None           ; M9K_X15_Y17_N0, M9K_X15_Y18_N0                                                                                 ; Old data             ; Old data        ; Old data        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6124:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 45           ; 1024         ; 45           ; yes                    ; no                      ; yes                    ; no                      ; 46080 ; 1024                        ; 45                          ; 1024                        ; 45                          ; 46080               ; 5    ; None           ; M9K_X15_Y10_N0, M9K_X15_Y8_N0, M9K_X15_Y11_N0, M9K_X15_Y9_N0, M9K_X15_Y7_N0                                    ; Don't care           ; Old data        ; Old data        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------+----------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |fir_top|dds_module:U1|sin24k_rom:U2|altsyncram:altsyncram_component|altsyncram_2l91:auto_generated|ALTSYNCRAM                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1000000) (100) (64) (40)    ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;
;8;(1000010) (102) (66) (42)    ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;
;16;(1000100) (104) (68) (44)    ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;
;24;(1000101) (105) (69) (45)    ;(1000101) (105) (69) (45)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;
;32;(1000111) (107) (71) (47)    ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;
;40;(1001000) (110) (72) (48)    ;(1001000) (110) (72) (48)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001010) (112) (74) (4A)   ;
;48;(1001010) (112) (74) (4A)    ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;
;56;(1001011) (113) (75) (4B)    ;(1001011) (113) (75) (4B)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001101) (115) (77) (4D)   ;
;64;(1001101) (115) (77) (4D)    ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;
;72;(1001110) (116) (78) (4E)    ;(1001110) (116) (78) (4E)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1010000) (120) (80) (50)   ;
;80;(1010000) (120) (80) (50)    ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;
;88;(1010001) (121) (81) (51)    ;(1010001) (121) (81) (51)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010011) (123) (83) (53)   ;
;96;(1010011) (123) (83) (53)    ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;
;104;(1010100) (124) (84) (54)    ;(1010100) (124) (84) (54)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010110) (126) (86) (56)   ;
;112;(1010110) (126) (86) (56)    ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;
;120;(1010111) (127) (87) (57)    ;(1010111) (127) (87) (57)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;
;128;(1011001) (131) (89) (59)    ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;
;136;(1011010) (132) (90) (5A)    ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;
;144;(1011011) (133) (91) (5B)    ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011101) (135) (93) (5D)   ;
;152;(1011101) (135) (93) (5D)    ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;
;160;(1011110) (136) (94) (5E)    ;(1011110) (136) (94) (5E)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;
;168;(1100000) (140) (96) (60)    ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;
;176;(1100001) (141) (97) (61)    ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;
;184;(1100010) (142) (98) (62)    ;(1100010) (142) (98) (62)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;
;192;(1100100) (144) (100) (64)    ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100101) (145) (101) (65)   ;
;200;(1100101) (145) (101) (65)    ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;
;208;(1100110) (146) (102) (66)    ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;
;216;(1100111) (147) (103) (67)    ;(1100111) (147) (103) (67)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;
;224;(1101000) (150) (104) (68)    ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101010) (152) (106) (6A)   ;
;232;(1101010) (152) (106) (6A)    ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;
;240;(1101011) (153) (107) (6B)    ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;
;248;(1101100) (154) (108) (6C)    ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;
;256;(1101101) (155) (109) (6D)    ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;264;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;
;272;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;
;280;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;
;288;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;296;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;304;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;312;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;320;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;328;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;336;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;344;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;352;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;360;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;368;(1111001) (171) (121) (79)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;376;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;384;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;392;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;400;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;408;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;416;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;424;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;432;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;440;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;448;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;456;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;464;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;472;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;480;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;488;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;496;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;504;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;512;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;520;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;528;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;536;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;544;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;552;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;560;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;568;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;576;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;584;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;592;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;600;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;608;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;616;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;624;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;632;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;640;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;648;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;656;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;664;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;672;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1110111) (167) (119) (77)   ;
;680;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;688;(1110111) (167) (119) (77)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;696;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;704;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;712;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;720;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;728;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;
;736;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;
;744;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;
;752;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;760;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;
;768;(1101101) (155) (109) (6D)    ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;
;776;(1101100) (154) (108) (6C)    ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;
;784;(1101011) (153) (107) (6B)    ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;
;792;(1101010) (152) (106) (6A)    ;(1101010) (152) (106) (6A)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;
;800;(1101000) (150) (104) (68)    ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1100111) (147) (103) (67)   ;
;808;(1100111) (147) (103) (67)    ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;
;816;(1100110) (146) (102) (66)    ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;
;824;(1100101) (145) (101) (65)    ;(1100101) (145) (101) (65)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;
;832;(1100100) (144) (100) (64)    ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100010) (142) (98) (62)   ;
;840;(1100010) (142) (98) (62)    ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;
;848;(1100001) (141) (97) (61)    ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;
;856;(1100000) (140) (96) (60)    ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011110) (136) (94) (5E)   ;
;864;(1011110) (136) (94) (5E)    ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;
;872;(1011101) (135) (93) (5D)    ;(1011101) (135) (93) (5D)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;
;880;(1011011) (133) (91) (5B)    ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;
;888;(1011010) (132) (90) (5A)    ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;
;896;(1011001) (131) (89) (59)    ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1010111) (127) (87) (57)   ;
;904;(1010111) (127) (87) (57)    ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;
;912;(1010110) (126) (86) (56)    ;(1010110) (126) (86) (56)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010100) (124) (84) (54)   ;
;920;(1010100) (124) (84) (54)    ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;
;928;(1010011) (123) (83) (53)    ;(1010011) (123) (83) (53)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010001) (121) (81) (51)   ;
;936;(1010001) (121) (81) (51)    ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;
;944;(1010000) (120) (80) (50)    ;(1010000) (120) (80) (50)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001110) (116) (78) (4E)   ;
;952;(1001110) (116) (78) (4E)    ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;
;960;(1001101) (115) (77) (4D)    ;(1001101) (115) (77) (4D)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001011) (113) (75) (4B)   ;
;968;(1001011) (113) (75) (4B)    ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;
;976;(1001010) (112) (74) (4A)    ;(1001010) (112) (74) (4A)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001000) (110) (72) (48)   ;
;984;(1001000) (110) (72) (48)    ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;
;992;(1000111) (107) (71) (47)    ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000101) (105) (69) (45)   ;
;1000;(1000101) (105) (69) (45)    ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;
;1008;(1000100) (104) (68) (44)    ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;
;1016;(1000010) (102) (66) (42)    ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;
;1024;(1000001) (101) (65) (41)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;
;1032;(0111111) (77) (63) (3F)    ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;
;1040;(0111101) (75) (61) (3D)    ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;
;1048;(0111100) (74) (60) (3C)    ;(0111100) (74) (60) (3C)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;
;1056;(0111010) (72) (58) (3A)    ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;
;1064;(0111001) (71) (57) (39)    ;(0111001) (71) (57) (39)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0110111) (67) (55) (37)   ;
;1072;(0110111) (67) (55) (37)    ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;
;1080;(0110110) (66) (54) (36)    ;(0110110) (66) (54) (36)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110100) (64) (52) (34)   ;
;1088;(0110100) (64) (52) (34)    ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;
;1096;(0110011) (63) (51) (33)    ;(0110011) (63) (51) (33)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110001) (61) (49) (31)   ;
;1104;(0110001) (61) (49) (31)    ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;
;1112;(0110000) (60) (48) (30)    ;(0110000) (60) (48) (30)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101110) (56) (46) (2E)   ;
;1120;(0101110) (56) (46) (2E)    ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;
;1128;(0101101) (55) (45) (2D)    ;(0101101) (55) (45) (2D)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101011) (53) (43) (2B)   ;
;1136;(0101011) (53) (43) (2B)    ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;
;1144;(0101010) (52) (42) (2A)    ;(0101010) (52) (42) (2A)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;
;1152;(0101000) (50) (40) (28)    ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;
;1160;(0100111) (47) (39) (27)    ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;
;1168;(0100110) (46) (38) (26)    ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100100) (44) (36) (24)   ;
;1176;(0100100) (44) (36) (24)    ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;
;1184;(0100011) (43) (35) (23)    ;(0100011) (43) (35) (23)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;
;1192;(0100001) (41) (33) (21)    ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;
;1200;(0100000) (40) (32) (20)    ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;
;1208;(0011111) (37) (31) (1F)    ;(0011111) (37) (31) (1F)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;
;1216;(0011101) (35) (29) (1D)    ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011100) (34) (28) (1C)   ;
;1224;(0011100) (34) (28) (1C)    ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;
;1232;(0011011) (33) (27) (1B)    ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;
;1240;(0011010) (32) (26) (1A)    ;(0011010) (32) (26) (1A)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;
;1248;(0011001) (31) (25) (19)    ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0010111) (27) (23) (17)   ;
;1256;(0010111) (27) (23) (17)    ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;
;1264;(0010110) (26) (22) (16)    ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;
;1272;(0010101) (25) (21) (15)    ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;
;1280;(0010100) (24) (20) (14)    ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;
;1288;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;
;1296;(0010010) (22) (18) (12)    ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;
;1304;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;
;1312;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;1320;(0001111) (17) (15) (0F)    ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;1328;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;1336;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;1344;(0001100) (14) (12) (0C)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;1352;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;1360;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;1368;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;1376;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;1384;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;1392;(0001000) (10) (8) (08)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;1400;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;1408;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;1416;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;1424;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;1432;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;1440;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;1448;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;1456;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;1464;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;1472;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1480;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1488;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1496;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1504;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1512;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1520;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1528;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1536;(0000001) (1) (1) (01)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1544;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1552;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1560;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1568;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1576;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1584;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;1592;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;1600;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;1608;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;1616;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;1624;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;1632;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;1640;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;1648;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;1656;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;1664;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;1672;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;1680;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;1688;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;1696;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001010) (12) (10) (0A)   ;
;1704;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;1712;(0001010) (12) (10) (0A)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;1720;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;1728;(0001100) (14) (12) (0C)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;1736;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;1744;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;1752;(0001111) (17) (15) (0F)    ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;
;1760;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;
;1768;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;
;1776;(0010010) (22) (18) (12)    ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;
;1784;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;
;1792;(0010100) (24) (20) (14)    ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;
;1800;(0010101) (25) (21) (15)    ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;
;1808;(0010110) (26) (22) (16)    ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;
;1816;(0010111) (27) (23) (17)    ;(0010111) (27) (23) (17)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;
;1824;(0011001) (31) (25) (19)    ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011010) (32) (26) (1A)   ;
;1832;(0011010) (32) (26) (1A)    ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;
;1840;(0011011) (33) (27) (1B)    ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;
;1848;(0011100) (34) (28) (1C)    ;(0011100) (34) (28) (1C)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;
;1856;(0011101) (35) (29) (1D)    ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011111) (37) (31) (1F)   ;
;1864;(0011111) (37) (31) (1F)    ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;
;1872;(0100000) (40) (32) (20)    ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;
;1880;(0100001) (41) (33) (21)    ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100011) (43) (35) (23)   ;
;1888;(0100011) (43) (35) (23)    ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;
;1896;(0100100) (44) (36) (24)    ;(0100100) (44) (36) (24)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;
;1904;(0100110) (46) (38) (26)    ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;
;1912;(0100111) (47) (39) (27)    ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;
;1920;(0101000) (50) (40) (28)    ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101010) (52) (42) (2A)   ;
;1928;(0101010) (52) (42) (2A)    ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;
;1936;(0101011) (53) (43) (2B)    ;(0101011) (53) (43) (2B)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101101) (55) (45) (2D)   ;
;1944;(0101101) (55) (45) (2D)    ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;
;1952;(0101110) (56) (46) (2E)    ;(0101110) (56) (46) (2E)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0110000) (60) (48) (30)   ;
;1960;(0110000) (60) (48) (30)    ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;
;1968;(0110001) (61) (49) (31)    ;(0110001) (61) (49) (31)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110011) (63) (51) (33)   ;
;1976;(0110011) (63) (51) (33)    ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;
;1984;(0110100) (64) (52) (34)    ;(0110100) (64) (52) (34)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110110) (66) (54) (36)   ;
;1992;(0110110) (66) (54) (36)    ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;
;2000;(0110111) (67) (55) (37)    ;(0110111) (67) (55) (37)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111001) (71) (57) (39)   ;
;2008;(0111001) (71) (57) (39)    ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;
;2016;(0111010) (72) (58) (3A)    ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111100) (74) (60) (3C)   ;
;2024;(0111100) (74) (60) (3C)    ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;
;2032;(0111101) (75) (61) (3D)    ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;
;2040;(0111111) (77) (63) (3F)    ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |fir_top|dds_module:U1|sin6k_rom:U1|altsyncram:altsyncram_component|altsyncram_qj91:auto_generated|ALTSYNCRAM                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1000000) (100) (64) (40)    ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;
;8;(1000001) (101) (65) (41)    ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;
;16;(1000001) (101) (65) (41)    ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;
;24;(1000010) (102) (66) (42)    ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;
;32;(1000010) (102) (66) (42)    ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;
;40;(1000010) (102) (66) (42)    ;(1000010) (102) (66) (42)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;
;48;(1000011) (103) (67) (43)    ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;
;56;(1000011) (103) (67) (43)    ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000100) (104) (68) (44)   ;
;64;(1000100) (104) (68) (44)    ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;
;72;(1000100) (104) (68) (44)    ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;
;80;(1000100) (104) (68) (44)    ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;
;88;(1000101) (105) (69) (45)    ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;
;96;(1000101) (105) (69) (45)    ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;
;104;(1000110) (106) (70) (46)    ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;
;112;(1000110) (106) (70) (46)    ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;
;120;(1000110) (106) (70) (46)    ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;
;128;(1000111) (107) (71) (47)    ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;
;136;(1000111) (107) (71) (47)    ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;
;144;(1000111) (107) (71) (47)    ;(1000111) (107) (71) (47)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;
;152;(1001000) (110) (72) (48)    ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;
;160;(1001000) (110) (72) (48)    ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001001) (111) (73) (49)   ;
;168;(1001001) (111) (73) (49)    ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;
;176;(1001001) (111) (73) (49)    ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;
;184;(1001001) (111) (73) (49)    ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;
;192;(1001010) (112) (74) (4A)    ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;
;200;(1001010) (112) (74) (4A)    ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;
;208;(1001011) (113) (75) (4B)    ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;
;216;(1001011) (113) (75) (4B)    ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;
;224;(1001011) (113) (75) (4B)    ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;
;232;(1001100) (114) (76) (4C)    ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;
;240;(1001100) (114) (76) (4C)    ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;
;248;(1001100) (114) (76) (4C)    ;(1001100) (114) (76) (4C)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;
;256;(1001101) (115) (77) (4D)    ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;
;264;(1001101) (115) (77) (4D)    ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001110) (116) (78) (4E)   ;
;272;(1001110) (116) (78) (4E)    ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;
;280;(1001110) (116) (78) (4E)    ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;
;288;(1001110) (116) (78) (4E)    ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;
;296;(1001111) (117) (79) (4F)    ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;
;304;(1001111) (117) (79) (4F)    ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;
;312;(1001111) (117) (79) (4F)    ;(1001111) (117) (79) (4F)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;
;320;(1010000) (120) (80) (50)    ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;
;328;(1010000) (120) (80) (50)    ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010001) (121) (81) (51)   ;
;336;(1010001) (121) (81) (51)    ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;
;344;(1010001) (121) (81) (51)    ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;
;352;(1010001) (121) (81) (51)    ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;
;360;(1010010) (122) (82) (52)    ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;
;368;(1010010) (122) (82) (52)    ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;
;376;(1010010) (122) (82) (52)    ;(1010010) (122) (82) (52)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;
;384;(1010011) (123) (83) (53)    ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;
;392;(1010011) (123) (83) (53)    ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;
;400;(1010100) (124) (84) (54)    ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;
;408;(1010100) (124) (84) (54)    ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;
;416;(1010100) (124) (84) (54)    ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;
;424;(1010101) (125) (85) (55)    ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;
;432;(1010101) (125) (85) (55)    ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;
;440;(1010101) (125) (85) (55)    ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;
;448;(1010110) (126) (86) (56)    ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;
;456;(1010110) (126) (86) (56)    ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;
;464;(1010110) (126) (86) (56)    ;(1010110) (126) (86) (56)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;
;472;(1010111) (127) (87) (57)    ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;
;480;(1010111) (127) (87) (57)    ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;
;488;(1011000) (130) (88) (58)    ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;
;496;(1011000) (130) (88) (58)    ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;
;504;(1011000) (130) (88) (58)    ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;
;512;(1011001) (131) (89) (59)    ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;
;520;(1011001) (131) (89) (59)    ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;
;528;(1011001) (131) (89) (59)    ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;
;536;(1011010) (132) (90) (5A)    ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;
;544;(1011010) (132) (90) (5A)    ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;
;552;(1011010) (132) (90) (5A)    ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;
;560;(1011011) (133) (91) (5B)    ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;
;568;(1011011) (133) (91) (5B)    ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;
;576;(1011011) (133) (91) (5B)    ;(1011011) (133) (91) (5B)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;
;584;(1011100) (134) (92) (5C)    ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;
;592;(1011100) (134) (92) (5C)    ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;
;600;(1011100) (134) (92) (5C)    ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;
;608;(1011101) (135) (93) (5D)    ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;
;616;(1011101) (135) (93) (5D)    ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;
;624;(1011110) (136) (94) (5E)    ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;
;632;(1011110) (136) (94) (5E)    ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;
;640;(1011110) (136) (94) (5E)    ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;
;648;(1011111) (137) (95) (5F)    ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;
;656;(1011111) (137) (95) (5F)    ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;
;664;(1011111) (137) (95) (5F)    ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1100000) (140) (96) (60)   ;
;672;(1100000) (140) (96) (60)    ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;
;680;(1100000) (140) (96) (60)    ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;
;688;(1100000) (140) (96) (60)    ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100001) (141) (97) (61)   ;
;696;(1100001) (141) (97) (61)    ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;
;704;(1100001) (141) (97) (61)    ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;
;712;(1100001) (141) (97) (61)    ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100010) (142) (98) (62)   ;
;720;(1100010) (142) (98) (62)    ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;
;728;(1100010) (142) (98) (62)    ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;
;736;(1100010) (142) (98) (62)    ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;
;744;(1100011) (143) (99) (63)    ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;
;752;(1100011) (143) (99) (63)    ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;
;760;(1100011) (143) (99) (63)    ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;
;768;(1100100) (144) (100) (64)    ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;
;776;(1100100) (144) (100) (64)    ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;
;784;(1100100) (144) (100) (64)    ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;
;792;(1100100) (144) (100) (64)    ;(1100100) (144) (100) (64)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;
;800;(1100101) (145) (101) (65)    ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;
;808;(1100101) (145) (101) (65)    ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;
;816;(1100101) (145) (101) (65)    ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;
;824;(1100110) (146) (102) (66)    ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;
;832;(1100110) (146) (102) (66)    ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;
;840;(1100110) (146) (102) (66)    ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;
;848;(1100111) (147) (103) (67)    ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;
;856;(1100111) (147) (103) (67)    ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;
;864;(1100111) (147) (103) (67)    ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1101000) (150) (104) (68)   ;
;872;(1101000) (150) (104) (68)    ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;
;880;(1101000) (150) (104) (68)    ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;
;888;(1101000) (150) (104) (68)    ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;
;896;(1101000) (150) (104) (68)    ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;
;904;(1101001) (151) (105) (69)    ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;
;912;(1101001) (151) (105) (69)    ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;
;920;(1101001) (151) (105) (69)    ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;
;928;(1101010) (152) (106) (6A)    ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;
;936;(1101010) (152) (106) (6A)    ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;
;944;(1101010) (152) (106) (6A)    ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;
;952;(1101011) (153) (107) (6B)    ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;
;960;(1101011) (153) (107) (6B)    ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;
;968;(1101011) (153) (107) (6B)    ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;
;976;(1101011) (153) (107) (6B)    ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;
;984;(1101100) (154) (108) (6C)    ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;
;992;(1101100) (154) (108) (6C)    ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;
;1000;(1101100) (154) (108) (6C)    ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;
;1008;(1101100) (154) (108) (6C)    ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;
;1016;(1101101) (155) (109) (6D)    ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;
;1024;(1101101) (155) (109) (6D)    ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;
;1032;(1101101) (155) (109) (6D)    ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;1040;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;1048;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;1056;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;1064;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;
;1072;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;
;1080;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;
;1088;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;
;1096;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;
;1104;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;
;1112;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;
;1120;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;
;1128;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;
;1136;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;
;1144;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;
;1152;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;
;1160;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;1168;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;1176;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;1184;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;1192;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;1200;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;1208;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;1216;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;1224;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;1232;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;1240;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;1248;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;1256;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;1264;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;1272;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;1280;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;1288;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;1296;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;1304;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;1312;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;1320;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;1328;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;1336;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110111) (167) (119) (77)   ;
;1344;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;1352;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;1360;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;1368;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;1376;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;1384;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;1392;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;1400;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;1408;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;1416;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;1424;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;1432;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;1440;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;1448;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;1456;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;1464;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;1472;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;1480;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;1488;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;1496;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;1504;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;1512;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;1520;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;1528;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;1536;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;1544;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;1552;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;1560;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;1568;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;1576;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;1584;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;1592;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;1600;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;1608;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;1616;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;1624;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;1632;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;1640;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;1648;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;1656;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;1664;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;1672;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;1680;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;1688;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;1696;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;1704;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;1712;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111110) (176) (126) (7E)   ;
;1720;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1728;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1736;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1744;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1752;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1760;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1768;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1776;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1784;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1792;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1800;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1808;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;1816;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1824;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1832;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1840;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1848;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1856;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1864;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1872;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1880;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1888;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1896;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1904;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1912;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1920;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1928;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1936;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1944;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1952;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1960;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1968;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1976;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1984;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;1992;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2000;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2008;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2016;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2024;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2032;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2040;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2048;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2056;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2064;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2072;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2080;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2088;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2096;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2104;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2112;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2120;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2128;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2136;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2144;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2152;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2160;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2168;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2176;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2184;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2192;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2200;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2208;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2216;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2224;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2232;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2240;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2248;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2256;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2264;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2272;(1111111) (177) (127) (7F)    ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;(1111111) (177) (127) (7F)   ;
;2280;(1111111) (177) (127) (7F)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2288;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2296;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2304;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2312;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2320;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2328;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2336;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2344;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2352;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2360;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2368;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;(1111110) (176) (126) (7E)   ;
;2376;(1111110) (176) (126) (7E)    ;(1111110) (176) (126) (7E)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;2384;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;2392;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;2400;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;2408;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;2416;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;2424;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;2432;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;2440;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;
;2448;(1111101) (175) (125) (7D)    ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111101) (175) (125) (7D)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;2456;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;2464;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;2472;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;2480;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;2488;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;2496;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;2504;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;
;2512;(1111100) (174) (124) (7C)    ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111100) (174) (124) (7C)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;2520;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;2528;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;2536;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;2544;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;2552;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;2560;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;
;2568;(1111011) (173) (123) (7B)    ;(1111011) (173) (123) (7B)   ;(1111011) (173) (123) (7B)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;2576;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;2584;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;2592;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;2600;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;2608;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;
;2616;(1111010) (172) (122) (7A)    ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111010) (172) (122) (7A)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;2624;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;2632;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;2640;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;2648;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;2656;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;
;2664;(1111001) (171) (121) (79)    ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111001) (171) (121) (79)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;2672;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;2680;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;2688;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;2696;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;2704;(1111000) (170) (120) (78)    ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;(1111000) (170) (120) (78)   ;
;2712;(1111000) (170) (120) (78)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;2720;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;2728;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;2736;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;2744;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;(1110111) (167) (119) (77)   ;
;2752;(1110111) (167) (119) (77)    ;(1110111) (167) (119) (77)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;2760;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;2768;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;2776;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;2784;(1110110) (166) (118) (76)    ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;(1110110) (166) (118) (76)   ;
;2792;(1110110) (166) (118) (76)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;2800;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;2808;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;2816;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;
;2824;(1110101) (165) (117) (75)    ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110101) (165) (117) (75)   ;(1110100) (164) (116) (74)   ;
;2832;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;2840;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;2848;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;2856;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;
;2864;(1110100) (164) (116) (74)    ;(1110100) (164) (116) (74)   ;(1110100) (164) (116) (74)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;2872;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;2880;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;2888;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;
;2896;(1110011) (163) (115) (73)    ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110011) (163) (115) (73)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;2904;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;2912;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;2920;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;
;2928;(1110010) (162) (114) (72)    ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110010) (162) (114) (72)   ;(1110001) (161) (113) (71)   ;
;2936;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;
;2944;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;
;2952;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;
;2960;(1110001) (161) (113) (71)    ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110001) (161) (113) (71)   ;(1110000) (160) (112) (70)   ;
;2968;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;
;2976;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;
;2984;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;
;2992;(1110000) (160) (112) (70)    ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1110000) (160) (112) (70)   ;(1101111) (157) (111) (6F)   ;
;3000;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;
;3008;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;
;3016;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;
;3024;(1101111) (157) (111) (6F)    ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101111) (157) (111) (6F)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;3032;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;3040;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;3048;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;
;3056;(1101110) (156) (110) (6E)    ;(1101110) (156) (110) (6E)   ;(1101110) (156) (110) (6E)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;
;3064;(1101101) (155) (109) (6D)    ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;
;3072;(1101101) (155) (109) (6D)    ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;
;3080;(1101101) (155) (109) (6D)    ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;(1101101) (155) (109) (6D)   ;
;3088;(1101100) (154) (108) (6C)    ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;
;3096;(1101100) (154) (108) (6C)    ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;
;3104;(1101100) (154) (108) (6C)    ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;
;3112;(1101100) (154) (108) (6C)    ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101100) (154) (108) (6C)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;
;3120;(1101011) (153) (107) (6B)    ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;
;3128;(1101011) (153) (107) (6B)    ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;
;3136;(1101011) (153) (107) (6B)    ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;(1101011) (153) (107) (6B)   ;
;3144;(1101011) (153) (107) (6B)    ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;
;3152;(1101010) (152) (106) (6A)    ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;
;3160;(1101010) (152) (106) (6A)    ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;
;3168;(1101010) (152) (106) (6A)    ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101010) (152) (106) (6A)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;
;3176;(1101001) (151) (105) (69)    ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;
;3184;(1101001) (151) (105) (69)    ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;
;3192;(1101001) (151) (105) (69)    ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;(1101001) (151) (105) (69)   ;
;3200;(1101000) (150) (104) (68)    ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;
;3208;(1101000) (150) (104) (68)    ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;
;3216;(1101000) (150) (104) (68)    ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;(1101000) (150) (104) (68)   ;
;3224;(1101000) (150) (104) (68)    ;(1101000) (150) (104) (68)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;
;3232;(1100111) (147) (103) (67)    ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;
;3240;(1100111) (147) (103) (67)    ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;
;3248;(1100111) (147) (103) (67)    ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100111) (147) (103) (67)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;
;3256;(1100110) (146) (102) (66)    ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;
;3264;(1100110) (146) (102) (66)    ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;
;3272;(1100110) (146) (102) (66)    ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100110) (146) (102) (66)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;
;3280;(1100101) (145) (101) (65)    ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;
;3288;(1100101) (145) (101) (65)    ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;
;3296;(1100101) (145) (101) (65)    ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100101) (145) (101) (65)   ;(1100100) (144) (100) (64)   ;
;3304;(1100100) (144) (100) (64)    ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;
;3312;(1100100) (144) (100) (64)    ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;
;3320;(1100100) (144) (100) (64)    ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;(1100100) (144) (100) (64)   ;
;3328;(1100100) (144) (100) (64)    ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;
;3336;(1100011) (143) (99) (63)    ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;
;3344;(1100011) (143) (99) (63)    ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;(1100011) (143) (99) (63)   ;
;3352;(1100011) (143) (99) (63)    ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;
;3360;(1100010) (142) (98) (62)    ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;
;3368;(1100010) (142) (98) (62)    ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;(1100010) (142) (98) (62)   ;
;3376;(1100010) (142) (98) (62)    ;(1100010) (142) (98) (62)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;
;3384;(1100001) (141) (97) (61)    ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;
;3392;(1100001) (141) (97) (61)    ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;(1100001) (141) (97) (61)   ;
;3400;(1100001) (141) (97) (61)    ;(1100001) (141) (97) (61)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;
;3408;(1100000) (140) (96) (60)    ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;
;3416;(1100000) (140) (96) (60)    ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;(1100000) (140) (96) (60)   ;
;3424;(1100000) (140) (96) (60)    ;(1100000) (140) (96) (60)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;
;3432;(1011111) (137) (95) (5F)    ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;
;3440;(1011111) (137) (95) (5F)    ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;(1011111) (137) (95) (5F)   ;
;3448;(1011111) (137) (95) (5F)    ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;
;3456;(1011110) (136) (94) (5E)    ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;
;3464;(1011110) (136) (94) (5E)    ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;(1011110) (136) (94) (5E)   ;
;3472;(1011110) (136) (94) (5E)    ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;
;3480;(1011101) (135) (93) (5D)    ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;
;3488;(1011101) (135) (93) (5D)    ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;(1011101) (135) (93) (5D)   ;
;3496;(1011100) (134) (92) (5C)    ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;
;3504;(1011100) (134) (92) (5C)    ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;
;3512;(1011100) (134) (92) (5C)    ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011100) (134) (92) (5C)   ;(1011011) (133) (91) (5B)   ;
;3520;(1011011) (133) (91) (5B)    ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;
;3528;(1011011) (133) (91) (5B)    ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;
;3536;(1011011) (133) (91) (5B)    ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011011) (133) (91) (5B)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;
;3544;(1011010) (132) (90) (5A)    ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;
;3552;(1011010) (132) (90) (5A)    ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;
;3560;(1011010) (132) (90) (5A)    ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011010) (132) (90) (5A)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;
;3568;(1011001) (131) (89) (59)    ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;
;3576;(1011001) (131) (89) (59)    ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;
;3584;(1011001) (131) (89) (59)    ;(1011001) (131) (89) (59)   ;(1011001) (131) (89) (59)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;
;3592;(1011000) (130) (88) (58)    ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;
;3600;(1011000) (130) (88) (58)    ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;(1011000) (130) (88) (58)   ;
;3608;(1011000) (130) (88) (58)    ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;
;3616;(1010111) (127) (87) (57)    ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;
;3624;(1010111) (127) (87) (57)    ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010111) (127) (87) (57)   ;(1010110) (126) (86) (56)   ;
;3632;(1010110) (126) (86) (56)    ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;
;3640;(1010110) (126) (86) (56)    ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;
;3648;(1010110) (126) (86) (56)    ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010110) (126) (86) (56)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;
;3656;(1010101) (125) (85) (55)    ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;
;3664;(1010101) (125) (85) (55)    ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;
;3672;(1010101) (125) (85) (55)    ;(1010101) (125) (85) (55)   ;(1010101) (125) (85) (55)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;
;3680;(1010100) (124) (84) (54)    ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;
;3688;(1010100) (124) (84) (54)    ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;(1010100) (124) (84) (54)   ;
;3696;(1010100) (124) (84) (54)    ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;
;3704;(1010011) (123) (83) (53)    ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;
;3712;(1010011) (123) (83) (53)    ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010011) (123) (83) (53)   ;(1010010) (122) (82) (52)   ;
;3720;(1010010) (122) (82) (52)    ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;
;3728;(1010010) (122) (82) (52)    ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;
;3736;(1010010) (122) (82) (52)    ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010010) (122) (82) (52)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;
;3744;(1010001) (121) (81) (51)    ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;
;3752;(1010001) (121) (81) (51)    ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;(1010001) (121) (81) (51)   ;
;3760;(1010001) (121) (81) (51)    ;(1010001) (121) (81) (51)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;
;3768;(1010000) (120) (80) (50)    ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;
;3776;(1010000) (120) (80) (50)    ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1010000) (120) (80) (50)   ;(1001111) (117) (79) (4F)   ;
;3784;(1001111) (117) (79) (4F)    ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;
;3792;(1001111) (117) (79) (4F)    ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;
;3800;(1001111) (117) (79) (4F)    ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001111) (117) (79) (4F)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;
;3808;(1001110) (116) (78) (4E)    ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;
;3816;(1001110) (116) (78) (4E)    ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;(1001110) (116) (78) (4E)   ;
;3824;(1001110) (116) (78) (4E)    ;(1001110) (116) (78) (4E)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;
;3832;(1001101) (115) (77) (4D)    ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;
;3840;(1001101) (115) (77) (4D)    ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001101) (115) (77) (4D)   ;(1001100) (114) (76) (4C)   ;
;3848;(1001100) (114) (76) (4C)    ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;
;3856;(1001100) (114) (76) (4C)    ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;
;3864;(1001100) (114) (76) (4C)    ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001100) (114) (76) (4C)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;
;3872;(1001011) (113) (75) (4B)    ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;
;3880;(1001011) (113) (75) (4B)    ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;(1001011) (113) (75) (4B)   ;
;3888;(1001011) (113) (75) (4B)    ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;
;3896;(1001010) (112) (74) (4A)    ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;
;3904;(1001010) (112) (74) (4A)    ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001010) (112) (74) (4A)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;
;3912;(1001001) (111) (73) (49)    ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;
;3920;(1001001) (111) (73) (49)    ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;(1001001) (111) (73) (49)   ;
;3928;(1001001) (111) (73) (49)    ;(1001001) (111) (73) (49)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;
;3936;(1001000) (110) (72) (48)    ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;
;3944;(1001000) (110) (72) (48)    ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1001000) (110) (72) (48)   ;(1000111) (107) (71) (47)   ;
;3952;(1000111) (107) (71) (47)    ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;
;3960;(1000111) (107) (71) (47)    ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;
;3968;(1000111) (107) (71) (47)    ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000111) (107) (71) (47)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;
;3976;(1000110) (106) (70) (46)    ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;
;3984;(1000110) (106) (70) (46)    ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;(1000110) (106) (70) (46)   ;
;3992;(1000110) (106) (70) (46)    ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;
;4000;(1000101) (105) (69) (45)    ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;
;4008;(1000101) (105) (69) (45)    ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000101) (105) (69) (45)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;
;4016;(1000100) (104) (68) (44)    ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;
;4024;(1000100) (104) (68) (44)    ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;(1000100) (104) (68) (44)   ;
;4032;(1000100) (104) (68) (44)    ;(1000100) (104) (68) (44)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;
;4040;(1000011) (103) (67) (43)    ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;
;4048;(1000011) (103) (67) (43)    ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000011) (103) (67) (43)   ;(1000010) (102) (66) (42)   ;
;4056;(1000010) (102) (66) (42)    ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;
;4064;(1000010) (102) (66) (42)    ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;
;4072;(1000010) (102) (66) (42)    ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000010) (102) (66) (42)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;
;4080;(1000001) (101) (65) (41)    ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;
;4088;(1000001) (101) (65) (41)    ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;(1000001) (101) (65) (41)   ;
;4096;(1000001) (101) (65) (41)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;4104;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;4112;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;
;4120;(0111111) (77) (63) (3F)    ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;
;4128;(0111111) (77) (63) (3F)    ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;
;4136;(0111111) (77) (63) (3F)    ;(0111111) (77) (63) (3F)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;
;4144;(0111110) (76) (62) (3E)    ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;
;4152;(0111110) (76) (62) (3E)    ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111101) (75) (61) (3D)   ;
;4160;(0111101) (75) (61) (3D)    ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;
;4168;(0111101) (75) (61) (3D)    ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;
;4176;(0111101) (75) (61) (3D)    ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;
;4184;(0111100) (74) (60) (3C)    ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;
;4192;(0111100) (74) (60) (3C)    ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;
;4200;(0111011) (73) (59) (3B)    ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;
;4208;(0111011) (73) (59) (3B)    ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;
;4216;(0111011) (73) (59) (3B)    ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;
;4224;(0111010) (72) (58) (3A)    ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;
;4232;(0111010) (72) (58) (3A)    ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;
;4240;(0111010) (72) (58) (3A)    ;(0111010) (72) (58) (3A)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;
;4248;(0111001) (71) (57) (39)    ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;
;4256;(0111001) (71) (57) (39)    ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111000) (70) (56) (38)   ;
;4264;(0111000) (70) (56) (38)    ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;
;4272;(0111000) (70) (56) (38)    ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;
;4280;(0111000) (70) (56) (38)    ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;
;4288;(0110111) (67) (55) (37)    ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;
;4296;(0110111) (67) (55) (37)    ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;
;4304;(0110110) (66) (54) (36)    ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;
;4312;(0110110) (66) (54) (36)    ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;
;4320;(0110110) (66) (54) (36)    ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;
;4328;(0110101) (65) (53) (35)    ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;
;4336;(0110101) (65) (53) (35)    ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;
;4344;(0110101) (65) (53) (35)    ;(0110101) (65) (53) (35)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;
;4352;(0110100) (64) (52) (34)    ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;
;4360;(0110100) (64) (52) (34)    ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110011) (63) (51) (33)   ;
;4368;(0110011) (63) (51) (33)    ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;
;4376;(0110011) (63) (51) (33)    ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;
;4384;(0110011) (63) (51) (33)    ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;
;4392;(0110010) (62) (50) (32)    ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;
;4400;(0110010) (62) (50) (32)    ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;
;4408;(0110010) (62) (50) (32)    ;(0110010) (62) (50) (32)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;
;4416;(0110001) (61) (49) (31)    ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;
;4424;(0110001) (61) (49) (31)    ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110000) (60) (48) (30)   ;
;4432;(0110000) (60) (48) (30)    ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;
;4440;(0110000) (60) (48) (30)    ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;
;4448;(0110000) (60) (48) (30)    ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;
;4456;(0101111) (57) (47) (2F)    ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;
;4464;(0101111) (57) (47) (2F)    ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;
;4472;(0101111) (57) (47) (2F)    ;(0101111) (57) (47) (2F)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;
;4480;(0101110) (56) (46) (2E)    ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;
;4488;(0101110) (56) (46) (2E)    ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;
;4496;(0101101) (55) (45) (2D)    ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;
;4504;(0101101) (55) (45) (2D)    ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;
;4512;(0101101) (55) (45) (2D)    ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;
;4520;(0101100) (54) (44) (2C)    ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;
;4528;(0101100) (54) (44) (2C)    ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;
;4536;(0101100) (54) (44) (2C)    ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;
;4544;(0101011) (53) (43) (2B)    ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;
;4552;(0101011) (53) (43) (2B)    ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;
;4560;(0101011) (53) (43) (2B)    ;(0101011) (53) (43) (2B)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;
;4568;(0101010) (52) (42) (2A)    ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;
;4576;(0101010) (52) (42) (2A)    ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;
;4584;(0101001) (51) (41) (29)    ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;
;4592;(0101001) (51) (41) (29)    ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;
;4600;(0101001) (51) (41) (29)    ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;
;4608;(0101000) (50) (40) (28)    ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;
;4616;(0101000) (50) (40) (28)    ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;
;4624;(0101000) (50) (40) (28)    ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;
;4632;(0100111) (47) (39) (27)    ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;
;4640;(0100111) (47) (39) (27)    ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;
;4648;(0100111) (47) (39) (27)    ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;
;4656;(0100110) (46) (38) (26)    ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;
;4664;(0100110) (46) (38) (26)    ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;
;4672;(0100110) (46) (38) (26)    ;(0100110) (46) (38) (26)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;
;4680;(0100101) (45) (37) (25)    ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;
;4688;(0100101) (45) (37) (25)    ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;
;4696;(0100101) (45) (37) (25)    ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;
;4704;(0100100) (44) (36) (24)    ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;
;4712;(0100100) (44) (36) (24)    ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;
;4720;(0100011) (43) (35) (23)    ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;
;4728;(0100011) (43) (35) (23)    ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;
;4736;(0100011) (43) (35) (23)    ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;
;4744;(0100010) (42) (34) (22)    ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;
;4752;(0100010) (42) (34) (22)    ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;
;4760;(0100010) (42) (34) (22)    ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100001) (41) (33) (21)   ;
;4768;(0100001) (41) (33) (21)    ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;
;4776;(0100001) (41) (33) (21)    ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;
;4784;(0100001) (41) (33) (21)    ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100000) (40) (32) (20)   ;
;4792;(0100000) (40) (32) (20)    ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;
;4800;(0100000) (40) (32) (20)    ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;
;4808;(0100000) (40) (32) (20)    ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0011111) (37) (31) (1F)   ;
;4816;(0011111) (37) (31) (1F)    ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;
;4824;(0011111) (37) (31) (1F)    ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;
;4832;(0011111) (37) (31) (1F)    ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;
;4840;(0011110) (36) (30) (1E)    ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;
;4848;(0011110) (36) (30) (1E)    ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;
;4856;(0011110) (36) (30) (1E)    ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;
;4864;(0011101) (35) (29) (1D)    ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;
;4872;(0011101) (35) (29) (1D)    ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;
;4880;(0011101) (35) (29) (1D)    ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;
;4888;(0011101) (35) (29) (1D)    ;(0011101) (35) (29) (1D)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;
;4896;(0011100) (34) (28) (1C)    ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;
;4904;(0011100) (34) (28) (1C)    ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;
;4912;(0011100) (34) (28) (1C)    ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;
;4920;(0011011) (33) (27) (1B)    ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;
;4928;(0011011) (33) (27) (1B)    ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;
;4936;(0011011) (33) (27) (1B)    ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;
;4944;(0011010) (32) (26) (1A)    ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;
;4952;(0011010) (32) (26) (1A)    ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;
;4960;(0011010) (32) (26) (1A)    ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011001) (31) (25) (19)   ;
;4968;(0011001) (31) (25) (19)    ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;
;4976;(0011001) (31) (25) (19)    ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;
;4984;(0011001) (31) (25) (19)    ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;
;4992;(0011001) (31) (25) (19)    ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;
;5000;(0011000) (30) (24) (18)    ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;
;5008;(0011000) (30) (24) (18)    ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;
;5016;(0011000) (30) (24) (18)    ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;
;5024;(0010111) (27) (23) (17)    ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;
;5032;(0010111) (27) (23) (17)    ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;
;5040;(0010111) (27) (23) (17)    ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;
;5048;(0010110) (26) (22) (16)    ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;
;5056;(0010110) (26) (22) (16)    ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;
;5064;(0010110) (26) (22) (16)    ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;
;5072;(0010110) (26) (22) (16)    ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;
;5080;(0010101) (25) (21) (15)    ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;
;5088;(0010101) (25) (21) (15)    ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;
;5096;(0010101) (25) (21) (15)    ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;
;5104;(0010101) (25) (21) (15)    ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;
;5112;(0010100) (24) (20) (14)    ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;
;5120;(0010100) (24) (20) (14)    ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;
;5128;(0010100) (24) (20) (14)    ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;
;5136;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;
;5144;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;
;5152;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;
;5160;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;
;5168;(0010010) (22) (18) (12)    ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;
;5176;(0010010) (22) (18) (12)    ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;
;5184;(0010010) (22) (18) (12)    ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;
;5192;(0010010) (22) (18) (12)    ;(0010010) (22) (18) (12)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;
;5200;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;
;5208;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;
;5216;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;
;5224;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;
;5232;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;
;5240;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;
;5248;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;
;5256;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;5264;(0001111) (17) (15) (0F)    ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;5272;(0001111) (17) (15) (0F)    ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;5280;(0001111) (17) (15) (0F)    ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;5288;(0001111) (17) (15) (0F)    ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;5296;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;5304;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;5312;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;5320;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;5328;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;5336;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;5344;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;5352;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;5360;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;5368;(0001100) (14) (12) (0C)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;5376;(0001100) (14) (12) (0C)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;5384;(0001100) (14) (12) (0C)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;5392;(0001100) (14) (12) (0C)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;5400;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;5408;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;5416;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;5424;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;5432;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001010) (12) (10) (0A)   ;
;5440;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;5448;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;5456;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;5464;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;5472;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;5480;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;5488;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;5496;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;5504;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;5512;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;5520;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;5528;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;5536;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;5544;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;5552;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;5560;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;5568;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;5576;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;5584;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;5592;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;5600;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;5608;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;5616;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;5624;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;5632;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;5640;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;5648;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;5656;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;5664;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;5672;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;5680;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;5688;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;5696;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;5704;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;5712;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;5720;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;5728;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;5736;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;5744;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;5752;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;5760;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;5768;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;5776;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;5784;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;5792;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;5800;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;5808;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000011) (3) (3) (03)   ;
;5816;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5824;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5832;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5840;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5848;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5856;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5864;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5872;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5880;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5888;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5896;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5904;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;5912;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;5920;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;5928;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;5936;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;5944;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;5952;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;5960;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;5968;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;5976;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;5984;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;5992;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6000;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6008;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6016;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6024;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6032;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6040;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6048;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6056;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6064;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6072;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6080;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6088;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6096;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6104;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6112;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6120;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6128;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6136;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6144;(0000001) (1) (1) (01)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6152;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6160;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6168;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6176;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6184;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6192;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6200;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6208;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6216;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6224;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6232;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6240;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6248;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6256;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6264;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6272;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6280;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6288;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6296;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6304;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6312;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6320;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6328;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6336;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6344;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6352;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6360;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6368;(0000010) (2) (2) (02)    ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;(0000010) (2) (2) (02)   ;
;6376;(0000010) (2) (2) (02)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6384;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6392;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6400;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6408;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6416;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6424;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6432;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6440;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6448;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6456;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6464;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;(0000011) (3) (3) (03)   ;
;6472;(0000011) (3) (3) (03)    ;(0000011) (3) (3) (03)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;6480;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;6488;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;6496;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;6504;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;6512;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;6520;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;6528;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;6536;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;
;6544;(0000100) (4) (4) (04)    ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000100) (4) (4) (04)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;6552;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;6560;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;6568;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;6576;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;6584;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;6592;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;6600;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;
;6608;(0000101) (5) (5) (05)    ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000101) (5) (5) (05)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;6616;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;6624;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;6632;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;6640;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;6648;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;6656;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;
;6664;(0000110) (6) (6) (06)    ;(0000110) (6) (6) (06)   ;(0000110) (6) (6) (06)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;6672;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;6680;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;6688;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;6696;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;6704;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;
;6712;(0000111) (7) (7) (07)    ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0000111) (7) (7) (07)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;6720;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;6728;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;6736;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;6744;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;6752;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;
;6760;(0001000) (10) (8) (08)    ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001000) (10) (8) (08)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;6768;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;6776;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;6784;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;6792;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;6800;(0001001) (11) (9) (09)    ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;(0001001) (11) (9) (09)   ;
;6808;(0001001) (11) (9) (09)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;6816;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;6824;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;6832;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;6840;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;(0001010) (12) (10) (0A)   ;
;6848;(0001010) (12) (10) (0A)    ;(0001010) (12) (10) (0A)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;6856;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;6864;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;6872;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;6880;(0001011) (13) (11) (0B)    ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;(0001011) (13) (11) (0B)   ;
;6888;(0001011) (13) (11) (0B)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;6896;(0001100) (14) (12) (0C)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;6904;(0001100) (14) (12) (0C)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;6912;(0001100) (14) (12) (0C)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;
;6920;(0001100) (14) (12) (0C)    ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001100) (14) (12) (0C)   ;(0001101) (15) (13) (0D)   ;
;6928;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;6936;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;6944;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;6952;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;
;6960;(0001101) (15) (13) (0D)    ;(0001101) (15) (13) (0D)   ;(0001101) (15) (13) (0D)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;6968;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;6976;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;6984;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;
;6992;(0001110) (16) (14) (0E)    ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001110) (16) (14) (0E)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;7000;(0001111) (17) (15) (0F)    ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;7008;(0001111) (17) (15) (0F)    ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;7016;(0001111) (17) (15) (0F)    ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;
;7024;(0001111) (17) (15) (0F)    ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0001111) (17) (15) (0F)   ;(0010000) (20) (16) (10)   ;
;7032;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;
;7040;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;
;7048;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;
;7056;(0010000) (20) (16) (10)    ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010000) (20) (16) (10)   ;(0010001) (21) (17) (11)   ;
;7064;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;
;7072;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;
;7080;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;
;7088;(0010001) (21) (17) (11)    ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010001) (21) (17) (11)   ;(0010010) (22) (18) (12)   ;
;7096;(0010010) (22) (18) (12)    ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;
;7104;(0010010) (22) (18) (12)    ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;
;7112;(0010010) (22) (18) (12)    ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;
;7120;(0010010) (22) (18) (12)    ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010010) (22) (18) (12)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;
;7128;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;
;7136;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;
;7144;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;
;7152;(0010011) (23) (19) (13)    ;(0010011) (23) (19) (13)   ;(0010011) (23) (19) (13)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;
;7160;(0010100) (24) (20) (14)    ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;
;7168;(0010100) (24) (20) (14)    ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;
;7176;(0010100) (24) (20) (14)    ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;(0010100) (24) (20) (14)   ;
;7184;(0010101) (25) (21) (15)    ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;
;7192;(0010101) (25) (21) (15)    ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;
;7200;(0010101) (25) (21) (15)    ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;
;7208;(0010101) (25) (21) (15)    ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010101) (25) (21) (15)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;
;7216;(0010110) (26) (22) (16)    ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;
;7224;(0010110) (26) (22) (16)    ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;
;7232;(0010110) (26) (22) (16)    ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;(0010110) (26) (22) (16)   ;
;7240;(0010110) (26) (22) (16)    ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;
;7248;(0010111) (27) (23) (17)    ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;
;7256;(0010111) (27) (23) (17)    ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;
;7264;(0010111) (27) (23) (17)    ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0010111) (27) (23) (17)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;
;7272;(0011000) (30) (24) (18)    ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;
;7280;(0011000) (30) (24) (18)    ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;
;7288;(0011000) (30) (24) (18)    ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;(0011000) (30) (24) (18)   ;
;7296;(0011001) (31) (25) (19)    ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;
;7304;(0011001) (31) (25) (19)    ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;
;7312;(0011001) (31) (25) (19)    ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;(0011001) (31) (25) (19)   ;
;7320;(0011001) (31) (25) (19)    ;(0011001) (31) (25) (19)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;
;7328;(0011010) (32) (26) (1A)    ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;
;7336;(0011010) (32) (26) (1A)    ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;
;7344;(0011010) (32) (26) (1A)    ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011010) (32) (26) (1A)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;
;7352;(0011011) (33) (27) (1B)    ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;
;7360;(0011011) (33) (27) (1B)    ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;
;7368;(0011011) (33) (27) (1B)    ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011011) (33) (27) (1B)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;
;7376;(0011100) (34) (28) (1C)    ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;
;7384;(0011100) (34) (28) (1C)    ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;
;7392;(0011100) (34) (28) (1C)    ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011100) (34) (28) (1C)   ;(0011101) (35) (29) (1D)   ;
;7400;(0011101) (35) (29) (1D)    ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;
;7408;(0011101) (35) (29) (1D)    ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;
;7416;(0011101) (35) (29) (1D)    ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;(0011101) (35) (29) (1D)   ;
;7424;(0011101) (35) (29) (1D)    ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;
;7432;(0011110) (36) (30) (1E)    ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;
;7440;(0011110) (36) (30) (1E)    ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;(0011110) (36) (30) (1E)   ;
;7448;(0011110) (36) (30) (1E)    ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;
;7456;(0011111) (37) (31) (1F)    ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;
;7464;(0011111) (37) (31) (1F)    ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;(0011111) (37) (31) (1F)   ;
;7472;(0011111) (37) (31) (1F)    ;(0011111) (37) (31) (1F)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;
;7480;(0100000) (40) (32) (20)    ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;
;7488;(0100000) (40) (32) (20)    ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;(0100000) (40) (32) (20)   ;
;7496;(0100000) (40) (32) (20)    ;(0100000) (40) (32) (20)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;
;7504;(0100001) (41) (33) (21)    ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;
;7512;(0100001) (41) (33) (21)    ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;(0100001) (41) (33) (21)   ;
;7520;(0100001) (41) (33) (21)    ;(0100001) (41) (33) (21)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;
;7528;(0100010) (42) (34) (22)    ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;
;7536;(0100010) (42) (34) (22)    ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;(0100010) (42) (34) (22)   ;
;7544;(0100010) (42) (34) (22)    ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;
;7552;(0100011) (43) (35) (23)    ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;
;7560;(0100011) (43) (35) (23)    ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;(0100011) (43) (35) (23)   ;
;7568;(0100011) (43) (35) (23)    ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;
;7576;(0100100) (44) (36) (24)    ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;
;7584;(0100100) (44) (36) (24)    ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;(0100100) (44) (36) (24)   ;
;7592;(0100101) (45) (37) (25)    ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;
;7600;(0100101) (45) (37) (25)    ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;
;7608;(0100101) (45) (37) (25)    ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100101) (45) (37) (25)   ;(0100110) (46) (38) (26)   ;
;7616;(0100110) (46) (38) (26)    ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;
;7624;(0100110) (46) (38) (26)    ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;
;7632;(0100110) (46) (38) (26)    ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100110) (46) (38) (26)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;
;7640;(0100111) (47) (39) (27)    ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;
;7648;(0100111) (47) (39) (27)    ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;
;7656;(0100111) (47) (39) (27)    ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0100111) (47) (39) (27)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;
;7664;(0101000) (50) (40) (28)    ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;
;7672;(0101000) (50) (40) (28)    ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;
;7680;(0101000) (50) (40) (28)    ;(0101000) (50) (40) (28)   ;(0101000) (50) (40) (28)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;
;7688;(0101001) (51) (41) (29)    ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;
;7696;(0101001) (51) (41) (29)    ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;(0101001) (51) (41) (29)   ;
;7704;(0101001) (51) (41) (29)    ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;
;7712;(0101010) (52) (42) (2A)    ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;
;7720;(0101010) (52) (42) (2A)    ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101010) (52) (42) (2A)   ;(0101011) (53) (43) (2B)   ;
;7728;(0101011) (53) (43) (2B)    ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;
;7736;(0101011) (53) (43) (2B)    ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;
;7744;(0101011) (53) (43) (2B)    ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101011) (53) (43) (2B)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;
;7752;(0101100) (54) (44) (2C)    ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;
;7760;(0101100) (54) (44) (2C)    ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;
;7768;(0101100) (54) (44) (2C)    ;(0101100) (54) (44) (2C)   ;(0101100) (54) (44) (2C)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;
;7776;(0101101) (55) (45) (2D)    ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;
;7784;(0101101) (55) (45) (2D)    ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;(0101101) (55) (45) (2D)   ;
;7792;(0101101) (55) (45) (2D)    ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;
;7800;(0101110) (56) (46) (2E)    ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;
;7808;(0101110) (56) (46) (2E)    ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101110) (56) (46) (2E)   ;(0101111) (57) (47) (2F)   ;
;7816;(0101111) (57) (47) (2F)    ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;
;7824;(0101111) (57) (47) (2F)    ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;
;7832;(0101111) (57) (47) (2F)    ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0101111) (57) (47) (2F)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;
;7840;(0110000) (60) (48) (30)    ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;
;7848;(0110000) (60) (48) (30)    ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;(0110000) (60) (48) (30)   ;
;7856;(0110000) (60) (48) (30)    ;(0110000) (60) (48) (30)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;
;7864;(0110001) (61) (49) (31)    ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;
;7872;(0110001) (61) (49) (31)    ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110001) (61) (49) (31)   ;(0110010) (62) (50) (32)   ;
;7880;(0110010) (62) (50) (32)    ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;
;7888;(0110010) (62) (50) (32)    ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;
;7896;(0110010) (62) (50) (32)    ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110010) (62) (50) (32)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;
;7904;(0110011) (63) (51) (33)    ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;
;7912;(0110011) (63) (51) (33)    ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;(0110011) (63) (51) (33)   ;
;7920;(0110011) (63) (51) (33)    ;(0110011) (63) (51) (33)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;
;7928;(0110100) (64) (52) (34)    ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;
;7936;(0110100) (64) (52) (34)    ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110100) (64) (52) (34)   ;(0110101) (65) (53) (35)   ;
;7944;(0110101) (65) (53) (35)    ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;
;7952;(0110101) (65) (53) (35)    ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;
;7960;(0110101) (65) (53) (35)    ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110101) (65) (53) (35)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;
;7968;(0110110) (66) (54) (36)    ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;
;7976;(0110110) (66) (54) (36)    ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;(0110110) (66) (54) (36)   ;
;7984;(0110110) (66) (54) (36)    ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;
;7992;(0110111) (67) (55) (37)    ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;
;8000;(0110111) (67) (55) (37)    ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0110111) (67) (55) (37)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;
;8008;(0111000) (70) (56) (38)    ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;
;8016;(0111000) (70) (56) (38)    ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;(0111000) (70) (56) (38)   ;
;8024;(0111000) (70) (56) (38)    ;(0111000) (70) (56) (38)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;
;8032;(0111001) (71) (57) (39)    ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;
;8040;(0111001) (71) (57) (39)    ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111001) (71) (57) (39)   ;(0111010) (72) (58) (3A)   ;
;8048;(0111010) (72) (58) (3A)    ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;
;8056;(0111010) (72) (58) (3A)    ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;
;8064;(0111010) (72) (58) (3A)    ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111010) (72) (58) (3A)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;
;8072;(0111011) (73) (59) (3B)    ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;
;8080;(0111011) (73) (59) (3B)    ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;(0111011) (73) (59) (3B)   ;
;8088;(0111011) (73) (59) (3B)    ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;
;8096;(0111100) (74) (60) (3C)    ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;
;8104;(0111100) (74) (60) (3C)    ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111100) (74) (60) (3C)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;
;8112;(0111101) (75) (61) (3D)    ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;
;8120;(0111101) (75) (61) (3D)    ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;(0111101) (75) (61) (3D)   ;
;8128;(0111101) (75) (61) (3D)    ;(0111101) (75) (61) (3D)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;
;8136;(0111110) (76) (62) (3E)    ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;
;8144;(0111110) (76) (62) (3E)    ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111110) (76) (62) (3E)   ;(0111111) (77) (63) (3F)   ;
;8152;(0111111) (77) (63) (3F)    ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;
;8160;(0111111) (77) (63) (3F)    ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;
;8168;(0111111) (77) (63) (3F)    ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(0111111) (77) (63) (3F)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;8176;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;
;8184;(1000000) (100) (64) (40)    ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;(1000000) (100) (64) (40)   ;


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 2,887 / 32,401 ( 9 % )  ;
; C16 interconnects           ; 12 / 1,326 ( < 1 % )    ;
; C4 interconnects            ; 1,554 / 21,816 ( 7 % )  ;
; Direct links                ; 602 / 32,401 ( 2 % )    ;
; Global clocks               ; 4 / 10 ( 40 % )         ;
; Local interconnects         ; 1,325 / 10,320 ( 13 % ) ;
; R24 interconnects           ; 17 / 1,289 ( 1 % )      ;
; R4 interconnects            ; 1,625 / 28,186 ( 6 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.09) ; Number of LABs  (Total = 235) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 9                             ;
; 2                                           ; 2                             ;
; 3                                           ; 2                             ;
; 4                                           ; 5                             ;
; 5                                           ; 6                             ;
; 6                                           ; 3                             ;
; 7                                           ; 3                             ;
; 8                                           ; 8                             ;
; 9                                           ; 22                            ;
; 10                                          ; 17                            ;
; 11                                          ; 16                            ;
; 12                                          ; 12                            ;
; 13                                          ; 14                            ;
; 14                                          ; 17                            ;
; 15                                          ; 22                            ;
; 16                                          ; 77                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.02) ; Number of LABs  (Total = 235) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 63                            ;
; 1 Clock                            ; 199                           ;
; 1 Clock enable                     ; 95                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 2                             ;
; 2 Clock enables                    ; 85                            ;
; 2 Clocks                           ; 26                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 22.20) ; Number of LABs  (Total = 235) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 3                             ;
; 2                                            ; 4                             ;
; 3                                            ; 2                             ;
; 4                                            ; 2                             ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 4                             ;
; 8                                            ; 2                             ;
; 9                                            ; 3                             ;
; 10                                           ; 4                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 1                             ;
; 16                                           ; 7                             ;
; 17                                           ; 5                             ;
; 18                                           ; 21                            ;
; 19                                           ; 8                             ;
; 20                                           ; 11                            ;
; 21                                           ; 9                             ;
; 22                                           ; 14                            ;
; 23                                           ; 4                             ;
; 24                                           ; 9                             ;
; 25                                           ; 6                             ;
; 26                                           ; 17                            ;
; 27                                           ; 7                             ;
; 28                                           ; 13                            ;
; 29                                           ; 7                             ;
; 30                                           ; 17                            ;
; 31                                           ; 4                             ;
; 32                                           ; 38                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.03) ; Number of LABs  (Total = 235) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 17                            ;
; 2                                               ; 24                            ;
; 3                                               ; 16                            ;
; 4                                               ; 16                            ;
; 5                                               ; 9                             ;
; 6                                               ; 5                             ;
; 7                                               ; 9                             ;
; 8                                               ; 11                            ;
; 9                                               ; 26                            ;
; 10                                              ; 17                            ;
; 11                                              ; 17                            ;
; 12                                              ; 14                            ;
; 13                                              ; 30                            ;
; 14                                              ; 8                             ;
; 15                                              ; 6                             ;
; 16                                              ; 7                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.29) ; Number of LABs  (Total = 235) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 9                             ;
; 3                                            ; 16                            ;
; 4                                            ; 32                            ;
; 5                                            ; 11                            ;
; 6                                            ; 22                            ;
; 7                                            ; 14                            ;
; 8                                            ; 11                            ;
; 9                                            ; 12                            ;
; 10                                           ; 11                            ;
; 11                                           ; 6                             ;
; 12                                           ; 1                             ;
; 13                                           ; 7                             ;
; 14                                           ; 2                             ;
; 15                                           ; 3                             ;
; 16                                           ; 4                             ;
; 17                                           ; 1                             ;
; 18                                           ; 2                             ;
; 19                                           ; 18                            ;
; 20                                           ; 9                             ;
; 21                                           ; 2                             ;
; 22                                           ; 12                            ;
; 23                                           ; 7                             ;
; 24                                           ; 1                             ;
; 25                                           ; 5                             ;
; 26                                           ; 1                             ;
; 27                                           ; 3                             ;
; 28                                           ; 5                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 12           ; 0            ; 12           ; 0            ; 0            ; 16        ; 12           ; 0            ; 16        ; 16        ; 0            ; 10           ; 0            ; 0            ; 2            ; 0            ; 10           ; 2            ; 0            ; 0            ; 0            ; 10           ; 0            ; 0            ; 0            ; 0            ; 0            ; 16        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 16           ; 4            ; 16           ; 16           ; 0         ; 4            ; 16           ; 0         ; 0         ; 16           ; 6            ; 16           ; 16           ; 14           ; 16           ; 6            ; 14           ; 16           ; 16           ; 16           ; 6            ; 16           ; 16           ; 16           ; 16           ; 16           ; 0         ; 16           ; 16           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; DA_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_Data[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_Data[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_Data[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_Data[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_Data[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_Data[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_Data[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA_Data[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Buzzer_Out          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RSTn                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                        ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6124:auto_generated|ram_block1a27~portb_address_reg0 ; 0.206             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE6F17C8 for design "fir_top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 7, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fir_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: U4|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DA_CLK~output
Info (176353): Automatically promoted node pll_70K:U4|altpll:altpll_component|pll_70K_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file F:/LQbishe/FIR/output_files/fir_top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 1240 megabytes
    Info: Processing ended: Sat May 27 10:34:44 2017
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/LQbishe/FIR/output_files/fir_top.fit.smsg.


