Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 27 15:47:00 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file exp_1_control_sets_placed.rpt
| Design       : exp_1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            6 |
| No           | No                    | Yes                    |              72 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              49 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | UKD/inst/inst/Ps2Interface_i/bits_count        | UKD/AR[0]        |                1 |              4 |
|  clk_IBUF_BUFG | UKD/inst/inst/Ps2Interface_i/rx_valid          | UKD/AR[0]        |                2 |              8 |
|  clk_IBUF_BUFG | UKD/inst/inst/Ps2Interface_i/rx_finish         | UKD/AR[0]        |                2 |              8 |
|  clk_IBUF_BUFG | UKD/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | UKD/AR[0]        |                2 |             11 |
|  UDisp/U0/CLK  |                                                | UKD/AR[0]        |                5 |             12 |
|  clk_IBUF_BUFG | UKD/key                                        | UKD/AR[0]        |                7 |             18 |
|  clk_IBUF_BUFG |                                                |                  |                6 |             19 |
|  clk_IBUF_BUFG |                                                | UKD/AR[0]        |               23 |             60 |
+----------------+------------------------------------------------+------------------+------------------+----------------+


