<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Usart Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Usart Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___u_s_a_r_t.html">Universal Synchronous Asynchronous Receiver Transmitter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> hardware registers.  
 <a href="struct_usart.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__usart_8h_source.html">component_usart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5225fafecbc5312be25a9982420f3de7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a5225fafecbc5312be25a9982420f3de7">US_CR</a></td></tr>
<tr class="memdesc:a5225fafecbc5312be25a9982420f3de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0000) Control Register  <a href="#a5225fafecbc5312be25a9982420f3de7">More...</a><br /></td></tr>
<tr class="separator:a5225fafecbc5312be25a9982420f3de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d866bcd7c5fba22e24bee1c2cd2d314"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4d866bcd7c5fba22e24bee1c2cd2d314">US_MR</a></td></tr>
<tr class="memdesc:a4d866bcd7c5fba22e24bee1c2cd2d314"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0004) Mode Register  <a href="#a4d866bcd7c5fba22e24bee1c2cd2d314">More...</a><br /></td></tr>
<tr class="separator:a4d866bcd7c5fba22e24bee1c2cd2d314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0948e675e48c7f0aba2241344ad8a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4b0948e675e48c7f0aba2241344ad8a3">US_IER</a></td></tr>
<tr class="memdesc:a4b0948e675e48c7f0aba2241344ad8a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0008) Interrupt Enable Register  <a href="#a4b0948e675e48c7f0aba2241344ad8a3">More...</a><br /></td></tr>
<tr class="separator:a4b0948e675e48c7f0aba2241344ad8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f60dd2917139eed1c1ce68a8dbe32c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a0f60dd2917139eed1c1ce68a8dbe32c6">US_IDR</a></td></tr>
<tr class="memdesc:a0f60dd2917139eed1c1ce68a8dbe32c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x000C) Interrupt Disable Register  <a href="#a0f60dd2917139eed1c1ce68a8dbe32c6">More...</a><br /></td></tr>
<tr class="separator:a0f60dd2917139eed1c1ce68a8dbe32c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1bc8c7004e0eddd41f3cbd85e1c9fea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#af1bc8c7004e0eddd41f3cbd85e1c9fea">US_IMR</a></td></tr>
<tr class="memdesc:af1bc8c7004e0eddd41f3cbd85e1c9fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0010) Interrupt Mask Register  <a href="#af1bc8c7004e0eddd41f3cbd85e1c9fea">More...</a><br /></td></tr>
<tr class="separator:af1bc8c7004e0eddd41f3cbd85e1c9fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251fa7f4c647bde7724d41c4c77c87c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a251fa7f4c647bde7724d41c4c77c87c2">US_CSR</a></td></tr>
<tr class="memdesc:a251fa7f4c647bde7724d41c4c77c87c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0014) Channel Status Register  <a href="#a251fa7f4c647bde7724d41c4c77c87c2">More...</a><br /></td></tr>
<tr class="separator:a251fa7f4c647bde7724d41c4c77c87c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6574b3347b9f7a0899d97efdf80b144e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a6574b3347b9f7a0899d97efdf80b144e">US_RHR</a></td></tr>
<tr class="memdesc:a6574b3347b9f7a0899d97efdf80b144e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0018) Receiver Holding Register  <a href="#a6574b3347b9f7a0899d97efdf80b144e">More...</a><br /></td></tr>
<tr class="separator:a6574b3347b9f7a0899d97efdf80b144e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c67e47038d8d733dcf2c94db46fbaad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a3c67e47038d8d733dcf2c94db46fbaad">US_THR</a></td></tr>
<tr class="memdesc:a3c67e47038d8d733dcf2c94db46fbaad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x001C) Transmitter Holding Register  <a href="#a3c67e47038d8d733dcf2c94db46fbaad">More...</a><br /></td></tr>
<tr class="separator:a3c67e47038d8d733dcf2c94db46fbaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842fbc31bcd7bfbe5df63c135697542d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a842fbc31bcd7bfbe5df63c135697542d">US_BRGR</a></td></tr>
<tr class="memdesc:a842fbc31bcd7bfbe5df63c135697542d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0020) Baud Rate Generator Register  <a href="#a842fbc31bcd7bfbe5df63c135697542d">More...</a><br /></td></tr>
<tr class="separator:a842fbc31bcd7bfbe5df63c135697542d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417e1e10965a489bad1e491274525c7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a417e1e10965a489bad1e491274525c7f">US_RTOR</a></td></tr>
<tr class="memdesc:a417e1e10965a489bad1e491274525c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0024) Receiver Time-out Register  <a href="#a417e1e10965a489bad1e491274525c7f">More...</a><br /></td></tr>
<tr class="separator:a417e1e10965a489bad1e491274525c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a291c41ee58a4e9c1bccbc80b788c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#af4a291c41ee58a4e9c1bccbc80b788c1">US_TTGR</a></td></tr>
<tr class="memdesc:af4a291c41ee58a4e9c1bccbc80b788c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0028) Transmitter Timeguard Register  <a href="#af4a291c41ee58a4e9c1bccbc80b788c1">More...</a><br /></td></tr>
<tr class="separator:af4a291c41ee58a4e9c1bccbc80b788c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2b0da147fd4785848a8f6d95a90108"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4d2b0da147fd4785848a8f6d95a90108">Reserved1</a> [5]</td></tr>
<tr class="separator:a4d2b0da147fd4785848a8f6d95a90108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf32c07a802fad509abf0316c4fc725"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4cf32c07a802fad509abf0316c4fc725">US_FIDI</a></td></tr>
<tr class="memdesc:a4cf32c07a802fad509abf0316c4fc725"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0040) FI DI Ratio Register  <a href="#a4cf32c07a802fad509abf0316c4fc725">More...</a><br /></td></tr>
<tr class="separator:a4cf32c07a802fad509abf0316c4fc725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a735f76010cbe0a7f1708454f518a1db5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a735f76010cbe0a7f1708454f518a1db5">US_NER</a></td></tr>
<tr class="memdesc:a735f76010cbe0a7f1708454f518a1db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0044) Number of Errors Register  <a href="#a735f76010cbe0a7f1708454f518a1db5">More...</a><br /></td></tr>
<tr class="separator:a735f76010cbe0a7f1708454f518a1db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50663b9bd8cd286acdcf7c422caa0f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a50663b9bd8cd286acdcf7c422caa0f8d">Reserved2</a> [1]</td></tr>
<tr class="separator:a50663b9bd8cd286acdcf7c422caa0f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1bf38c1673cce48fa78763fc1a93a6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#af1bf38c1673cce48fa78763fc1a93a6f">US_IF</a></td></tr>
<tr class="memdesc:af1bf38c1673cce48fa78763fc1a93a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x004C) IrDA Filter Register  <a href="#af1bf38c1673cce48fa78763fc1a93a6f">More...</a><br /></td></tr>
<tr class="separator:af1bf38c1673cce48fa78763fc1a93a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9684995564dad633bd05f7af566b43a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ad9684995564dad633bd05f7af566b43a">US_MAN</a></td></tr>
<tr class="memdesc:ad9684995564dad633bd05f7af566b43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0050) Manchester Encoder Decoder Register  <a href="#ad9684995564dad633bd05f7af566b43a">More...</a><br /></td></tr>
<tr class="separator:ad9684995564dad633bd05f7af566b43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3b29c8b6a27eeb3b92ccb1820d40b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#adf3b29c8b6a27eeb3b92ccb1820d40b0">US_LINMR</a></td></tr>
<tr class="memdesc:adf3b29c8b6a27eeb3b92ccb1820d40b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0054) LIN Mode Register  <a href="#adf3b29c8b6a27eeb3b92ccb1820d40b0">More...</a><br /></td></tr>
<tr class="separator:adf3b29c8b6a27eeb3b92ccb1820d40b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2560990d692643a5ca773097617156c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ad2560990d692643a5ca773097617156c">US_LINIR</a></td></tr>
<tr class="memdesc:ad2560990d692643a5ca773097617156c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0058) LIN Identifier Register  <a href="#ad2560990d692643a5ca773097617156c">More...</a><br /></td></tr>
<tr class="separator:ad2560990d692643a5ca773097617156c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85230112c7c2f73cfd6ccc08572cd16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aa85230112c7c2f73cfd6ccc08572cd16">Reserved3</a> [34]</td></tr>
<tr class="separator:aa85230112c7c2f73cfd6ccc08572cd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8dfe8e88f7427790af1ae0849668c5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ab8dfe8e88f7427790af1ae0849668c5e">US_WPMR</a></td></tr>
<tr class="memdesc:ab8dfe8e88f7427790af1ae0849668c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0xE4) Write Protect Mode Register  <a href="#ab8dfe8e88f7427790af1ae0849668c5e">More...</a><br /></td></tr>
<tr class="separator:ab8dfe8e88f7427790af1ae0849668c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507f2e143efdb8a08a339974c1666bc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a507f2e143efdb8a08a339974c1666bc8">US_WPSR</a></td></tr>
<tr class="memdesc:a507f2e143efdb8a08a339974c1666bc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0xE8) Write Protect Status Register  <a href="#a507f2e143efdb8a08a339974c1666bc8">More...</a><br /></td></tr>
<tr class="separator:a507f2e143efdb8a08a339974c1666bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d15845b8ffa5c33f1a94ab576693ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ac3d15845b8ffa5c33f1a94ab576693ee">Reserved4</a> [5]</td></tr>
<tr class="separator:ac3d15845b8ffa5c33f1a94ab576693ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46ef4b092c418dd97adf54913d72e543"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a46ef4b092c418dd97adf54913d72e543">US_RPR</a></td></tr>
<tr class="memdesc:a46ef4b092c418dd97adf54913d72e543"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x100) Receive Pointer Register  <a href="#a46ef4b092c418dd97adf54913d72e543">More...</a><br /></td></tr>
<tr class="separator:a46ef4b092c418dd97adf54913d72e543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab458399cb4d85219b12c27ff813a04a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ab458399cb4d85219b12c27ff813a04a9">US_RCR</a></td></tr>
<tr class="memdesc:ab458399cb4d85219b12c27ff813a04a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x104) Receive Counter Register  <a href="#ab458399cb4d85219b12c27ff813a04a9">More...</a><br /></td></tr>
<tr class="separator:ab458399cb4d85219b12c27ff813a04a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3472caa4201e0a4f1c012dc02ed95779"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a3472caa4201e0a4f1c012dc02ed95779">US_TPR</a></td></tr>
<tr class="memdesc:a3472caa4201e0a4f1c012dc02ed95779"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x108) Transmit Pointer Register  <a href="#a3472caa4201e0a4f1c012dc02ed95779">More...</a><br /></td></tr>
<tr class="separator:a3472caa4201e0a4f1c012dc02ed95779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9cabb307e68bce79506143d3b90e3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aac9cabb307e68bce79506143d3b90e3d">US_TCR</a></td></tr>
<tr class="memdesc:aac9cabb307e68bce79506143d3b90e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x10C) Transmit Counter Register  <a href="#aac9cabb307e68bce79506143d3b90e3d">More...</a><br /></td></tr>
<tr class="separator:aac9cabb307e68bce79506143d3b90e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab4653d3923c7f047d70805adf06e61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a6ab4653d3923c7f047d70805adf06e61">US_RNPR</a></td></tr>
<tr class="memdesc:a6ab4653d3923c7f047d70805adf06e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x110) Receive Next Pointer Register  <a href="#a6ab4653d3923c7f047d70805adf06e61">More...</a><br /></td></tr>
<tr class="separator:a6ab4653d3923c7f047d70805adf06e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71b8a905c97d03250b3c86e205b8188"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aa71b8a905c97d03250b3c86e205b8188">US_RNCR</a></td></tr>
<tr class="memdesc:aa71b8a905c97d03250b3c86e205b8188"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x114) Receive Next Counter Register  <a href="#aa71b8a905c97d03250b3c86e205b8188">More...</a><br /></td></tr>
<tr class="separator:aa71b8a905c97d03250b3c86e205b8188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ab512019d4ac949e99a4423733d0be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a70ab512019d4ac949e99a4423733d0be">US_TNPR</a></td></tr>
<tr class="memdesc:a70ab512019d4ac949e99a4423733d0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x118) Transmit Next Pointer Register  <a href="#a70ab512019d4ac949e99a4423733d0be">More...</a><br /></td></tr>
<tr class="separator:a70ab512019d4ac949e99a4423733d0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e92b3a099fdce060a8efd8f546cce9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a1e92b3a099fdce060a8efd8f546cce9e">US_TNCR</a></td></tr>
<tr class="memdesc:a1e92b3a099fdce060a8efd8f546cce9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x11C) Transmit Next Counter Register  <a href="#a1e92b3a099fdce060a8efd8f546cce9e">More...</a><br /></td></tr>
<tr class="separator:a1e92b3a099fdce060a8efd8f546cce9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85fed2121ba4c039e3f1fd30e748f197"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a85fed2121ba4c039e3f1fd30e748f197">US_PTCR</a></td></tr>
<tr class="memdesc:a85fed2121ba4c039e3f1fd30e748f197"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x120) Transfer Control Register  <a href="#a85fed2121ba4c039e3f1fd30e748f197">More...</a><br /></td></tr>
<tr class="separator:a85fed2121ba4c039e3f1fd30e748f197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4326fff9dd36acd9ddb061195718ee06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4326fff9dd36acd9ddb061195718ee06">US_PTSR</a></td></tr>
<tr class="memdesc:a4326fff9dd36acd9ddb061195718ee06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x124) Transfer Status Register  <a href="#a4326fff9dd36acd9ddb061195718ee06">More...</a><br /></td></tr>
<tr class="separator:a4326fff9dd36acd9ddb061195718ee06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00046">46</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4d2b0da147fd4785848a8f6d95a90108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2b0da147fd4785848a8f6d95a90108">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00058">58</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a50663b9bd8cd286acdcf7c422caa0f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50663b9bd8cd286acdcf7c422caa0f8d">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00061">61</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="aa85230112c7c2f73cfd6ccc08572cd16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85230112c7c2f73cfd6ccc08572cd16">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[34]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00066">66</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="ac3d15845b8ffa5c33f1a94ab576693ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d15845b8ffa5c33f1a94ab576693ee">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00069">69</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a842fbc31bcd7bfbe5df63c135697542d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842fbc31bcd7bfbe5df63c135697542d">&#9670;&nbsp;</a></span>US_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_BRGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0020) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00055">55</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a5225fafecbc5312be25a9982420f3de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5225fafecbc5312be25a9982420f3de7">&#9670;&nbsp;</a></span>US_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> US_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0000) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00047">47</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a251fa7f4c647bde7724d41c4c77c87c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251fa7f4c647bde7724d41c4c77c87c2">&#9670;&nbsp;</a></span>US_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> US_CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0014) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00052">52</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a4cf32c07a802fad509abf0316c4fc725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf32c07a802fad509abf0316c4fc725">&#9670;&nbsp;</a></span>US_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_FIDI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0040) FI DI Ratio Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00059">59</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a0f60dd2917139eed1c1ce68a8dbe32c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f60dd2917139eed1c1ce68a8dbe32c6">&#9670;&nbsp;</a></span>US_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> US_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x000C) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00050">50</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a4b0948e675e48c7f0aba2241344ad8a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0948e675e48c7f0aba2241344ad8a3">&#9670;&nbsp;</a></span>US_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> US_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0008) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00049">49</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="af1bf38c1673cce48fa78763fc1a93a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1bf38c1673cce48fa78763fc1a93a6f">&#9670;&nbsp;</a></span>US_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x004C) IrDA Filter Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00062">62</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="af1bc8c7004e0eddd41f3cbd85e1c9fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1bc8c7004e0eddd41f3cbd85e1c9fea">&#9670;&nbsp;</a></span>US_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> US_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0010) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00051">51</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="ad2560990d692643a5ca773097617156c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2560990d692643a5ca773097617156c">&#9670;&nbsp;</a></span>US_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_LINIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0058) LIN Identifier Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00065">65</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="adf3b29c8b6a27eeb3b92ccb1820d40b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3b29c8b6a27eeb3b92ccb1820d40b0">&#9670;&nbsp;</a></span>US_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_LINMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0054) LIN Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00064">64</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="ad9684995564dad633bd05f7af566b43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9684995564dad633bd05f7af566b43a">&#9670;&nbsp;</a></span>US_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_MAN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0050) Manchester Encoder Decoder Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00063">63</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a4d866bcd7c5fba22e24bee1c2cd2d314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d866bcd7c5fba22e24bee1c2cd2d314">&#9670;&nbsp;</a></span>US_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0004) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00048">48</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a735f76010cbe0a7f1708454f518a1db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a735f76010cbe0a7f1708454f518a1db5">&#9670;&nbsp;</a></span>US_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> US_NER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0044) Number of Errors Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00060">60</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a85fed2121ba4c039e3f1fd30e748f197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85fed2121ba4c039e3f1fd30e748f197">&#9670;&nbsp;</a></span>US_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> US_PTCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x120) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00078">78</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a4326fff9dd36acd9ddb061195718ee06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4326fff9dd36acd9ddb061195718ee06">&#9670;&nbsp;</a></span>US_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> US_PTSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x124) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00079">79</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="ab458399cb4d85219b12c27ff813a04a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab458399cb4d85219b12c27ff813a04a9">&#9670;&nbsp;</a></span>US_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_RCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x104) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00071">71</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a6574b3347b9f7a0899d97efdf80b144e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6574b3347b9f7a0899d97efdf80b144e">&#9670;&nbsp;</a></span>US_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> US_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0018) Receiver Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00053">53</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="aa71b8a905c97d03250b3c86e205b8188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71b8a905c97d03250b3c86e205b8188">&#9670;&nbsp;</a></span>US_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_RNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x114) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00075">75</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a6ab4653d3923c7f047d70805adf06e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab4653d3923c7f047d70805adf06e61">&#9670;&nbsp;</a></span>US_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_RNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x110) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00074">74</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a46ef4b092c418dd97adf54913d72e543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46ef4b092c418dd97adf54913d72e543">&#9670;&nbsp;</a></span>US_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_RPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x100) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00070">70</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a417e1e10965a489bad1e491274525c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417e1e10965a489bad1e491274525c7f">&#9670;&nbsp;</a></span>US_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_RTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0024) Receiver Time-out Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00056">56</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="aac9cabb307e68bce79506143d3b90e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac9cabb307e68bce79506143d3b90e3d">&#9670;&nbsp;</a></span>US_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x10C) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00073">73</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a3c67e47038d8d733dcf2c94db46fbaad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c67e47038d8d733dcf2c94db46fbaad">&#9670;&nbsp;</a></span>US_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> US_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x001C) Transmitter Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00054">54</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a1e92b3a099fdce060a8efd8f546cce9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e92b3a099fdce060a8efd8f546cce9e">&#9670;&nbsp;</a></span>US_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_TNCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x11C) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00077">77</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a70ab512019d4ac949e99a4423733d0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ab512019d4ac949e99a4423733d0be">&#9670;&nbsp;</a></span>US_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_TNPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x118) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00076">76</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a3472caa4201e0a4f1c012dc02ed95779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3472caa4201e0a4f1c012dc02ed95779">&#9670;&nbsp;</a></span>US_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_TPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x108) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00072">72</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="af4a291c41ee58a4e9c1bccbc80b788c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a291c41ee58a4e9c1bccbc80b788c1">&#9670;&nbsp;</a></span>US_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_TTGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0x0028) Transmitter Timeguard Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00057">57</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="ab8dfe8e88f7427790af1ae0849668c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8dfe8e88f7427790af1ae0849668c5e">&#9670;&nbsp;</a></span>US_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> US_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0xE4) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00067">67</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<a id="a507f2e143efdb8a08a339974c1666bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a507f2e143efdb8a08a339974c1666bc8">&#9670;&nbsp;</a></span>US_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> US_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers. ">Usart</a> Offset: 0xE8) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__usart_8h_source.html#l00068">68</a> of file <a class="el" href="component__usart_8h_source.html">component_usart.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__usart_8h_source.html">component_usart.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
