<stg><name>Rayleigh_Pipeline_VITIS_LOOP_67_6</name>


<trans_list>

<trans id="166" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %codeRepl

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:2 %icmp_ln67 = icmp_eq  i4 %i_3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
codeRepl:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:4 %add_ln67 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:5 %br_ln67 = br i1 %icmp_ln67, void %.split32, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split32:1 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_3, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
.split32:2 %zext_ln71 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:3 %H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="H_rvd_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split32:4 %or_ln71 = or i7 %tmp_s, i7 1

]]></Node>
<StgValue><ssdm name="or_ln71"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split32:5 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:6 %H_rvd_addr_1 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="H_rvd_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
.split32:27 %H_rvd_load = load i6 %H_rvd_addr

]]></Node>
<StgValue><ssdm name="H_rvd_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="6">
<![CDATA[
.split32:30 %H_rvd_load_1 = load i6 %H_rvd_addr_1

]]></Node>
<StgValue><ssdm name="H_rvd_load_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split32:52 %store_ln67 = store i4 %add_ln67, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split32:7 %or_ln71_1 = or i7 %tmp_s, i7 2

]]></Node>
<StgValue><ssdm name="or_ln71_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split32:8 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:9 %H_rvd_addr_2 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="H_rvd_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split32:10 %or_ln71_2 = or i7 %tmp_s, i7 3

]]></Node>
<StgValue><ssdm name="or_ln71_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split32:11 %tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:12 %H_rvd_addr_3 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="H_rvd_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
.split32:27 %H_rvd_load = load i6 %H_rvd_addr

]]></Node>
<StgValue><ssdm name="H_rvd_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="3" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:28 %mul = dmul i64 %H_rvd_load, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="6">
<![CDATA[
.split32:30 %H_rvd_load_1 = load i6 %H_rvd_addr_1

]]></Node>
<StgValue><ssdm name="H_rvd_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="3" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:31 %mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="6">
<![CDATA[
.split32:33 %H_rvd_load_2 = load i6 %H_rvd_addr_2

]]></Node>
<StgValue><ssdm name="H_rvd_load_2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
.split32:36 %H_rvd_load_3 = load i6 %H_rvd_addr_3

]]></Node>
<StgValue><ssdm name="H_rvd_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split32:13 %or_ln71_3 = or i7 %tmp_s, i7 4

]]></Node>
<StgValue><ssdm name="or_ln71_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split32:14 %tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:15 %H_rvd_addr_4 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="H_rvd_addr_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split32:16 %or_ln71_4 = or i7 %tmp_s, i7 5

]]></Node>
<StgValue><ssdm name="or_ln71_4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split32:17 %tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:18 %H_rvd_addr_5 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="H_rvd_addr_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:28 %mul = dmul i64 %H_rvd_load, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:31 %mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="6">
<![CDATA[
.split32:33 %H_rvd_load_2 = load i6 %H_rvd_addr_2

]]></Node>
<StgValue><ssdm name="H_rvd_load_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="3" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:34 %mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
.split32:36 %H_rvd_load_3 = load i6 %H_rvd_addr_3

]]></Node>
<StgValue><ssdm name="H_rvd_load_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="3" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:37 %mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="6">
<![CDATA[
.split32:39 %H_rvd_load_4 = load i6 %H_rvd_addr_4

]]></Node>
<StgValue><ssdm name="H_rvd_load_4"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="6">
<![CDATA[
.split32:42 %H_rvd_load_5 = load i6 %H_rvd_addr_5

]]></Node>
<StgValue><ssdm name="H_rvd_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split32:19 %or_ln71_5 = or i7 %tmp_s, i7 6

]]></Node>
<StgValue><ssdm name="or_ln71_5"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split32:20 %tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:21 %H_rvd_addr_6 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="H_rvd_addr_6"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split32:22 %or_ln71_6 = or i7 %tmp_s, i7 7

]]></Node>
<StgValue><ssdm name="or_ln71_6"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split32:23 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 0, i7 %or_ln71_6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:24 %H_rvd_addr_7 = getelementptr i64 %H_rvd, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="H_rvd_addr_7"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:28 %mul = dmul i64 %H_rvd_load, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:31 %mul_1 = dmul i64 %H_rvd_load_1, i64 0.707031

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:34 %mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:37 %mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="6">
<![CDATA[
.split32:39 %H_rvd_load_4 = load i6 %H_rvd_addr_4

]]></Node>
<StgValue><ssdm name="H_rvd_load_4"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="3" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:40 %mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="6">
<![CDATA[
.split32:42 %H_rvd_load_5 = load i6 %H_rvd_addr_5

]]></Node>
<StgValue><ssdm name="H_rvd_load_5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="3" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:43 %mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
.split32:45 %H_rvd_load_6 = load i6 %H_rvd_addr_6

]]></Node>
<StgValue><ssdm name="H_rvd_load_6"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
.split32:48 %H_rvd_load_7 = load i6 %H_rvd_addr_7

]]></Node>
<StgValue><ssdm name="H_rvd_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="84" st_id="5" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:29 %add = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:34 %mul_2 = dmul i64 %H_rvd_load_2, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:37 %mul_3 = dmul i64 %H_rvd_load_3, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:40 %mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:43 %mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
.split32:45 %H_rvd_load_6 = load i6 %H_rvd_addr_6

]]></Node>
<StgValue><ssdm name="H_rvd_load_6"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="3" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:46 %mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="6">
<![CDATA[
.split32:48 %H_rvd_load_7 = load i6 %H_rvd_addr_7

]]></Node>
<StgValue><ssdm name="H_rvd_load_7"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="3" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:49 %mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="93" st_id="6" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:29 %add = dadd i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:40 %mul_4 = dmul i64 %H_rvd_load_4, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:43 %mul_5 = dmul i64 %H_rvd_load_5, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:46 %mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="2" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:49 %mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="98" st_id="7" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:32 %add_1 = dadd i64 %add, i64 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:46 %mul_6 = dmul i64 %H_rvd_load_6, i64 0.707031

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="3">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:49 %mul_7 = dmul i64 %H_rvd_load_7, i64 -0.710938

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="101" st_id="8" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:32 %add_1 = dadd i64 %add, i64 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="102" st_id="9" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:35 %add_2 = dadd i64 %add_1, i64 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="103" st_id="10" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:35 %add_2 = dadd i64 %add_1, i64 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="104" st_id="11" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:38 %add_3 = dadd i64 %add_2, i64 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="105" st_id="12" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:38 %add_3 = dadd i64 %add_2, i64 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">
</state>

<state id="14" st_id="15">

<operation id="106" st_id="14" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:41 %add_4 = dadd i64 %add_3, i64 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="107" st_id="15" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:41 %add_4 = dadd i64 %add_3, i64 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="108" st_id="16" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:44 %add_5 = dadd i64 %add_4, i64 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="109" st_id="17" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:44 %add_5 = dadd i64 %add_4, i64 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="110" st_id="18" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:47 %add_6 = dadd i64 %add_5, i64 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="111" st_id="19" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:47 %add_6 = dadd i64 %add_5, i64 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="112" st_id="20" stage="2" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:50 %add_7 = dadd i64 %add_6, i64 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="113" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
.split32:0 %i_5_cast = zext i4 %i_3

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split32:25 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split32:26 %H_mul_x_addr = getelementptr i64 %H_mul_x, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="H_mul_x_addr"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="1" lat="2">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split32:50 %add_7 = dadd i64 %add_6, i64 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="117" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.split32:51 %store_ln71 = store i64 %add_7, i3 %H_mul_x_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.split32:53 %br_ln0 = br void %codeRepl

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
