vio_0.vhd,vhdl,xil_defaultlib,../../../../Sinewave Gen.srcs/sources_1/ip/vio_0/sim/vio_0.vhd,incdir="../../../../SinewaveGen.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../SinewaveGen.srcs/sources_1/ip/vio_0/hdl"
