<stg><name>myproject_galapagos</name>


<trans_list>

<trans id="194" from="1" to="2">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="2" to="6">
<condition id="40">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="2" to="3">
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="3" to="4">
<condition id="43">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="3" to="2">
<condition id="49">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="4" to="5">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="5" to="3">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="6" to="7">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="7" to="8">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="8" to="9">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="9" to="10">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="10" to="11">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="12">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="12" to="13">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="13" to="14">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="14" to="15">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="15" to="16">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="16" to="17">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="17" to="18">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="18" to="19">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="19" to="20">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="20" to="21">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="21" to="22">
<condition id="66">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="22" to="23">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="23" to="21">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:0  %tmp_id_V = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="40" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:1  %tmp_user_V = alloca i40

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:2  %tmp_keep_V = alloca i8

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i40* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i40* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop4.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_V_data_V), !map !153

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_dest_V), !map !159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_id_V), !map !167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop4.preheader:19  call void (...)* @_ssdm_op_SpecBitsMap(i40* %in_V_user_V), !map !171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader:20  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_keep_V), !map !175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop4.preheader:21  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_V_data_V), !map !179

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader:22  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_dest_V), !map !183

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !187

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader:24  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_id_V), !map !191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
arrayctor.loop4.preheader:25  call void (...)* @_ssdm_op_SpecBitsMap(i40* %out_V_user_V), !map !195

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop4.preheader:26  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_keep_V), !map !199

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:27  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @myproject_galapagos_s) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="768" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:28  %data_str_V = alloca i768, align 8

]]></Node>
<StgValue><ssdm name="data_str_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:29  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %arrayctor.loop4.preheader ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp = trunc i3 %i to i2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader.preheader:1  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:2  %tmp_79 = or i7 %tmp_s, 31

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i3 [ %j_1, %0 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond2 = icmp eq i3 %j, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond2, label %.loopexit.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
:8  %tmp_82 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %j, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %tmp_83 = or i10 %tmp_82, 127

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %tmp_286 = icmp ugt i10 %tmp_82, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %tmp_288 = sub i10 %tmp_82, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13  %tmp_289 = sub i10 -257, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  %tmp_290 = sub i10 %tmp_83, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:15  %tmp_291 = select i1 %tmp_286, i10 %tmp_288, i10 %tmp_290

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:18  %tmp_294 = sub i10 -257, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="129" op_0_bw="129" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="8" op_5_bw="40" op_6_bw="8">
<![CDATA[
:0  %empty_60 = call { i64, i8, i1, i8, i40, i8 } @_ssdm_op_Read.ap_fifo.volatile.i64P.i8P.i1P.i8P.i40P.i8P(i64* %in_V_data_V, i8* %in_V_dest_V, i1* %in_V_last_V, i8* %in_V_id_V, i40* %in_V_user_V, i8* %in_V_keep_V)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="129">
<![CDATA[
:1  %tmp_data_V_3 = extractvalue { i64, i8, i1, i8, i40, i8 } %empty_60, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="129">
<![CDATA[
:2  %tmp_id_V_3 = extractvalue { i64, i8, i1, i8, i40, i8 } %empty_60, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_3"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="40" op_0_bw="129">
<![CDATA[
:3  %tmp_user_V_3 = extractvalue { i64, i8, i1, i8, i40, i8 } %empty_60, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="129">
<![CDATA[
:4  %tmp_keep_V_3 = extractvalue { i64, i8, i1, i8, i40, i8 } %empty_60, 5

]]></Node>
<StgValue><ssdm name="tmp_keep_V_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="64">
<![CDATA[
:5  %tmp_285 = trunc i64 %tmp_data_V_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
:6  %tmp_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %tmp_285, i24 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="768" op_0_bw="768">
<![CDATA[
:7  %data_str_V_load = load i768* %data_str_V, align 8

]]></Node>
<StgValue><ssdm name="data_str_V_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="tmp_286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="768" op_0_bw="768" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_287 = call i768 @llvm.part.select.i768(i768 %data_str_V_load, i32 767, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="768" op_0_bw="1" op_1_bw="768" op_2_bw="768">
<![CDATA[
:16  %tmp_292 = select i1 %tmp_286, i768 %tmp_287, i768 %data_str_V_load

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:17  %tmp_293 = select i1 %tmp_286, i10 %tmp_289, i10 %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="768" op_0_bw="10">
<![CDATA[
:19  %tmp_295 = zext i10 %tmp_293 to i768

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="768" op_0_bw="10">
<![CDATA[
:20  %tmp_296 = zext i10 %tmp_294 to i768

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:21  %tmp_297 = lshr i768 %tmp_292, %tmp_295

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:22  %tmp_298 = lshr i768 -1, %tmp_296

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:23  %tmp_299 = and i768 %tmp_297, %tmp_298

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="768">
<![CDATA[
:24  %tmp_300 = trunc i768 %tmp_299 to i128

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_301 = icmp ugt i7 %tmp_s, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="7">
<![CDATA[
:26  %tmp_302 = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="7">
<![CDATA[
:27  %tmp_303 = zext i7 %tmp_79 to i8

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="128" op_0_bw="32">
<![CDATA[
:28  %tmp_304 = zext i32 %tmp_4 to i128

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %tmp_305 = xor i8 %tmp_302, 127

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:30  %tmp_306 = select i1 %tmp_301, i8 %tmp_302, i8 %tmp_303

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:31  %tmp_307 = select i1 %tmp_301, i8 %tmp_303, i8 %tmp_302

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:32  %tmp_308 = select i1 %tmp_301, i8 %tmp_305, i8 %tmp_302

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:33  %tmp_309 = xor i8 %tmp_306, 127

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="128" op_0_bw="8">
<![CDATA[
:34  %tmp_310 = zext i8 %tmp_308 to i128

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="8">
<![CDATA[
:35  %tmp_311 = zext i8 %tmp_307 to i128

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="8">
<![CDATA[
:36  %tmp_312 = zext i8 %tmp_309 to i128

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:37  %tmp_313 = shl i128 %tmp_304, %tmp_310

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38  %tmp_314 = call i128 @llvm.part.select.i128(i128 %tmp_313, i32 127, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
:39  %tmp_315 = select i1 %tmp_301, i128 %tmp_314, i128 %tmp_313

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:40  %tmp_316 = shl i128 -1, %tmp_311

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:41  %tmp_317 = lshr i128 -1, %tmp_312

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:42  %p_demorgan = and i128 %tmp_316, %tmp_317

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:43  %tmp_318 = xor i128 %p_demorgan, -1

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:44  %tmp_319 = and i128 %tmp_300, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:45  %tmp_320 = and i128 %tmp_315, %p_demorgan

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:46  %tmp_321 = or i128 %tmp_319, %tmp_320

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:47  %tmp_322 = icmp ugt i10 %tmp_82, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:68  store i8 %tmp_keep_V_3, i8* %tmp_keep_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
:69  store i40 %tmp_user_V_3, i40* %tmp_user_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:70  store i8 %tmp_id_V_3, i8* %tmp_id_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="768" op_0_bw="128">
<![CDATA[
:48  %tmp_323 = zext i128 %tmp_321 to i768

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:49  %tmp_324 = sub i10 -257, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:50  %tmp_325 = select i1 %tmp_322, i10 %tmp_82, i10 %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:51  %tmp_326 = select i1 %tmp_322, i10 %tmp_83, i10 %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:52  %tmp_327 = select i1 %tmp_322, i10 %tmp_324, i10 %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:53  %tmp_328 = sub i10 -257, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="768" op_0_bw="10">
<![CDATA[
:54  %tmp_329 = zext i10 %tmp_327 to i768

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="768" op_0_bw="10">
<![CDATA[
:55  %tmp_330 = zext i10 %tmp_326 to i768

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="768" op_0_bw="10">
<![CDATA[
:56  %tmp_331 = zext i10 %tmp_328 to i768

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:57  %tmp_332 = shl i768 %tmp_323, %tmp_329

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp_322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="768" op_0_bw="768" op_1_bw="768" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58  %tmp_333 = call i768 @llvm.part.select.i768(i768 %tmp_332, i32 767, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="768" op_0_bw="1" op_1_bw="768" op_2_bw="768">
<![CDATA[
:59  %tmp_334 = select i1 %tmp_322, i768 %tmp_333, i768 %tmp_332

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:60  %tmp_335 = shl i768 -1, %tmp_330

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:61  %tmp_336 = lshr i768 -1, %tmp_331

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:62  %p_demorgan1 = and i768 %tmp_335, %tmp_336

]]></Node>
<StgValue><ssdm name="p_demorgan1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:63  %tmp_337 = xor i768 %p_demorgan1, -1

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:64  %tmp_338 = and i768 %data_str_V_load, %tmp_337

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:65  %tmp_339 = and i768 %tmp_334, %p_demorgan1

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="768" op_0_bw="768" op_1_bw="768">
<![CDATA[
:66  %data_str_V_1 = or i768 %tmp_338, %tmp_339

]]></Node>
<StgValue><ssdm name="data_str_V_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="768" op_1_bw="768">
<![CDATA[
:67  store i768 %data_str_V_1, i768* %data_str_V, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:71  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="141" st_id="6" stage="15" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="142" st_id="7" stage="14" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="13" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="144" st_id="9" stage="12" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="145" st_id="10" stage="11" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="146" st_id="11" stage="10" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="9" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="148" st_id="13" stage="8" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="149" st_id="14" stage="7" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="150" st_id="15" stage="6" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="5" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="152" st_id="17" stage="4" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="153" st_id="18" stage="3" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="154" st_id="19" stage="2" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="155" st_id="20" stage="1" lat="15">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="189" op_0_bw="189" op_1_bw="768">
<![CDATA[
:0  %res_str = call fastcc i189 @myproject(i768* %data_str_V)

]]></Node>
<StgValue><ssdm name="res_str"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="192" op_0_bw="189">
<![CDATA[
:1  %res_str_ext = zext i189 %res_str to i192

]]></Node>
<StgValue><ssdm name="res_str_ext"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i5 = phi i3 [ 0, %1 ], [ %i_2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i5"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond = icmp eq i3 %i5, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_2 = add i3 %i5, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %3, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
_ifconv:3  %tmp_80 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i5, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:4  %tmp_81 = or i8 %tmp_80, 31

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:5  %tmp_269 = icmp ugt i8 %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="192" op_0_bw="192" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %tmp_270 = call i192 @llvm.part.select.i192(i192 %res_str_ext, i32 191, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:7  %tmp_271 = sub i8 %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8  %tmp_272 = sub i8 -65, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:9  %tmp_273 = sub i8 %tmp_81, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:10  %tmp_274 = select i1 %tmp_269, i8 %tmp_271, i8 %tmp_273

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="192" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
_ifconv:11  %tmp_275 = select i1 %tmp_269, i192 %tmp_270, i192 %res_str_ext

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:12  %tmp_276 = select i1 %tmp_269, i8 %tmp_272, i8 %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %tmp_277 = sub i8 -65, %tmp_274

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="192" op_0_bw="8">
<![CDATA[
_ifconv:14  %tmp_278 = zext i8 %tmp_276 to i192

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
_ifconv:16  %tmp_280 = lshr i192 %tmp_275, %tmp_278

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:27  %gp_last_V = icmp eq i3 %i5, -3

]]></Node>
<StgValue><ssdm name="gp_last_V"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="178" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="192" op_0_bw="8">
<![CDATA[
_ifconv:15  %tmp_279 = zext i8 %tmp_277 to i192

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
_ifconv:17  %tmp_281 = lshr i192 -1, %tmp_279

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="192" op_0_bw="192" op_1_bw="192">
<![CDATA[
_ifconv:18  %tmp_282 = and i192 %tmp_280, %tmp_281

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19  %ret_V = call i8 @_ssdm_op_PartSelect.i8.i192.i32.i32(i192 %tmp_282, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="192" op_2_bw="32">
<![CDATA[
_ifconv:20  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %tmp_282, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="192">
<![CDATA[
_ifconv:21  %tmp_284 = trunc i192 %tmp_282 to i24

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:22  %tmp_5 = icmp eq i24 %tmp_284, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:23  %ret_V_1 = add i8 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:24  %p_s = select i1 %tmp_5, i8 %ret_V, i8 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:25  %p_6 = select i1 %tmp_283, i8 %p_s, i8 %ret_V

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:0  %tmp_id_V_load = load i8* %tmp_id_V

]]></Node>
<StgValue><ssdm name="tmp_id_V_load"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="40" op_0_bw="40">
<![CDATA[
_ifconv:1  %tmp_user_V_load = load i40* %tmp_user_V

]]></Node>
<StgValue><ssdm name="tmp_user_V_load"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8">
<![CDATA[
_ifconv:2  %tmp_keep_V_load = load i8* %tmp_keep_V

]]></Node>
<StgValue><ssdm name="tmp_keep_V_load"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="8">
<![CDATA[
_ifconv:26  %gp_data_V = sext i8 %p_6 to i64

]]></Node>
<StgValue><ssdm name="gp_data_V"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="1" op_4_bw="8" op_5_bw="40" op_6_bw="8" op_7_bw="64" op_8_bw="8" op_9_bw="1" op_10_bw="8" op_11_bw="40" op_12_bw="8">
<![CDATA[
_ifconv:28  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i1P.i8P.i40P.i8P(i64* %out_V_data_V, i8* %out_V_dest_V, i1* %out_V_last_V, i8* %out_V_id_V, i40* %out_V_user_V, i8* %out_V_keep_V, i64 %gp_data_V, i8 0, i1 %gp_last_V, i8 %tmp_id_V_load, i40 %tmp_user_V_load, i8 %tmp_keep_V_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:29  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
