@W: MT530 :"f:\avionics_2\hdl\timestamp.v":19:0:19:5|Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 24 sequential elements including timestamp_0.TIMESTAMP[23:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"f:\avionics_2\hdl\i2c_interface2.v":64:0:64:5|Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 133 sequential elements including i2c_interface2_0.sda_a. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"f:\avionics_2\hdl\clock_div_1mhz_10hz.v":22:0:22:5|Found inferred clock CLK_1MHZ|GLA_inferred_clock which controls 205 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 
