[05/20 13:42:59      0s] 
[05/20 13:42:59      0s] Cadence Innovus(TM) Implementation System.
[05/20 13:42:59      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/20 13:42:59      0s] 
[05/20 13:42:59      0s] Version:	v21.19-s058_1, built Thu Apr 4 09:59:17 PDT 2024
[05/20 13:42:59      0s] Options:	-execute win; set BASENAME snn_fixed_16_2_4_4_2; -files ../scripts/top-level.tcl -log ../work/log/run.log -cmd ../work/log/run.cmd -overwrite 
[05/20 13:42:59      0s] Date:		Tue May 20 13:42:59 2025
[05/20 13:42:59      0s] Host:		compute3.eng.umd.edu (x86_64 w/Linux 4.18.0-553.30.1.el8_10.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2643 v3 @ 3.40GHz 20480KB)
[05/20 13:42:59      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[05/20 13:42:59      0s] 
[05/20 13:42:59      0s] License:
[05/20 13:42:59      0s] 		[13:42:59.263617] Configured Lic search path (21.01-s002): 1700@cadencelic.eng.umd.edu

[05/20 13:42:59      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/20 13:42:59      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/20 13:43:03      0s] **ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPOAX-8033):	OpenAccess features will be disabled in this session.
Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.19-s058_1 (64bit) 04/04/2024 09:59 (Linux 3.10.0-693.el7.x86_64)
[05/20 13:43:25     15s] @(#)CDS: NanoRoute 21.19-s058_1 NR231113-0413/21_19-UB (database version 18.20.605) {superthreading v2.17}
[05/20 13:43:25     15s] @(#)CDS: AAE 21.19-s004 (64bit) 04/04/2024 (Linux 3.10.0-693.el7.x86_64)
[05/20 13:43:25     15s] @(#)CDS: CTE 21.19-s010_1 () Mar 27 2024 01:55:37 ( )
[05/20 13:43:25     15s] @(#)CDS: SYNTECH 21.19-s002_1 () Sep  6 2023 22:17:00 ( )
[05/20 13:43:25     15s] @(#)CDS: CPE v21.19-s026
[05/20 13:43:25     15s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[05/20 13:43:25     15s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[05/20 13:43:25     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/20 13:43:25     15s] @(#)CDS: RCDB 11.15.0
[05/20 13:43:25     15s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[05/20 13:43:25     15s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[05/20 13:43:25     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f.

[05/20 13:43:25     15s] Change the soft stacksize limit to 0.2%RAM (256 mbytes). Set global soft_stack_size_limit to change the value.
[05/20 13:43:28     18s] 
[05/20 13:43:28     18s] **INFO:  MMMC transition support version v31-84 
[05/20 13:43:28     18s] 
[05/20 13:43:28     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/20 13:43:28     18s] <CMD> suppressMessage ENCEXT-2799
[05/20 13:43:29     18s] <CMD> getVersion
[05/20 13:43:29     18s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[05/20 13:43:31     18s] [INFO] Loading Pegasus 23.14 fill procedures
[05/20 13:43:31     18s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[05/20 13:43:31     18s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[05/20 13:43:31     18s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[05/20 13:43:31     18s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[05/20 13:43:31     18s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[05/20 13:43:31     18s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[05/20 13:43:32     18s] Executing cmd 'win; set BASENAME snn_fixed_16_2_4_4_2;' ...
[05/20 13:43:32     18s] <CMD> win
[05/20 13:43:33     18s] Sourcing file "../scripts/top-level.tcl" ...
[05/20 13:43:33     18s] <CMD> setMultiCpuUsage -localCpu max
[05/20 13:43:33     18s] <CMD> set init_gnd_net vgnd
[05/20 13:43:33     18s] <CMD> set init_pwr_net vpwr
[05/20 13:43:33     18s] <CMD> set init_lef_file {../../lib/s130.tlef
/afs/glue.umd.edu/department/enee/software/cadskywaterpdk/S130IP/DIG/current/scs130lp/lef/scs130lp.lef}
[05/20 13:43:33     18s] <CMD> set init_verilog ../../synthesis/work/output/snn_fixed_16_2_4_4_2_pg_syn.v
[05/20 13:43:33     18s] <CMD> set init_mmmc_file ../scripts/Default.view
[05/20 13:43:33     18s] <CMD> init_design
[05/20 13:43:34     18s] **ERROR: (IMPOAX-820):	The OpenAccess (OA) features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OpenAccess features are disabled in this session.
#% Begin Load MMMC data ... (date=05/20 13:43:34, mem=933.2M)
[05/20 13:43:34     18s] #% End Load MMMC data ... (date=05/20 13:43:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=934.1M, current mem=934.1M)
[05/20 13:43:34     18s] 
[05/20 13:43:34     18s] Loading LEF file ../../lib/s130.tlef ...
[05/20 13:43:34     18s] 
[05/20 13:43:34     18s] Loading LEF file /afs/glue.umd.edu/department/enee/software/cadskywaterpdk/S130IP/DIG/current/scs130lp/lef/scs130lp.lef ...
[05/20 13:43:34     18s] Set DBUPerIGU to M1 pitch 340.
[05/20 13:43:34     18s] **WARN: (IMPLF-200):	Pin 'DIODE' in macro 'scs130lp_diode_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/20 13:43:34     18s] Type 'man IMPLF-200' for more detail.
[05/20 13:43:34     18s] **WARN: (IMPLF-200):	Pin 'DIODE' in macro 'scs130lp_diode_0' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/20 13:43:34     18s] Type 'man IMPLF-200' for more detail.
[05/20 13:43:34     18s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/20 13:43:34     18s] Loading view definition file from ../scripts/Default.view
[05/20 13:43:34     18s] Starting library reading in 'Multi-threaded flow' (with '24' threads)
[05/20 13:43:41    108s] Reading libSTD timing library /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib.
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_bufkapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 530999)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_bufkapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531049)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_bufkapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531111)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_bufkapwr_4' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531223)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_bufkapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531161)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_bufkapwr_4' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531273)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_bufkapwr_8' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531335)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_bufkapwr_8' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 531385)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s15kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 618946)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s15kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 618953)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s15kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619014)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s15kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619021)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s18kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619082)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s18kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619089)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s18kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619150)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s18kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619157)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s25kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619218)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s25kapwr_1' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619225)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'X' in cell 'scs130lp_dlybuf4s25kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619286)
[05/20 13:43:41    108s] **WARN: (TECHLIB-1329):	The attribute 'related_power_pin' on the pin 'A' in cell 'scs130lp_dlybuf4s25kapwr_2' is missing, even though the cell has multiple supply voltages. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 619293)
[05/20 13:43:41    108s] Message <TECHLIB-1329> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/20 13:43:41    108s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1525129)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1525737)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1525759)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1528478)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1529234)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1529278)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1529322)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'kapwr' referenced by the pg_pin 'kapwr' in the cell 'scs130lp_srdlstp_1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1526006)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srdlstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1526307)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srdlstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1526345)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srdlstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1526383)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548117)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548139)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548161)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548183)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548205)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548227)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548249)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1548271)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'kapwr' referenced by the pg_pin 'kapwr' in the cell 'scs130lp_srsdfrtn_1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1539312)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1555426)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1558625)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1558647)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1558669)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1558757)
Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/20 13:43:41    108s] **ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfrtn_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1540523)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfrtn_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1540561)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfrtn_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1540599)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfrtn_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1540637)
**ERROR: (TECHLIB-704):	The voltage_map attribute with name 'kapwr' referenced by the pg_pin 'kapwr' in the cell 'scs130lp_srsdfstp_1', is absent in the library. The required voltage_map group needs to be added. This pg_pin is ignored. Related low power constructs referencing this pg_pin may not be read correctly. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1559256)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1560467)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1560505)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1560543)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1560581)
**ERROR: (TECHLIB-708):	No pg_pin with name 'kapwr' has been read in the cell 'scs130lp_srsdfstp_1'. The attribute 'related_internal_pg_pin' for the dc_current group 'ccsn_dc_template' is referencing this pg_pin. Ignoring this attribute value. (File /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/lib/scs130lp_tt_1.62_25_nldm.lib, Line 1560619)
Read 698 cells in library scs130lp_tt_1.62_25.
[05/20 13:43:41    109s] Library reading multithread flow ended.
[05/20 13:43:41    109s] Ending "PreSetAnalysisView" (total cpu=0:01:31, real=0:00:07.0, peak res=1251.4M, current mem=994.3M)
[05/20 13:43:41    109s] *** End library_loading (cpu=1.52min, real=0.12min, mem=483.0M, fe_cpu=1.83min, fe_real=0.70min, fe_mem=1546.0M) ***
[05/20 13:43:41    109s] #% Begin Load netlist data ... (date=05/20 13:43:41, mem=994.3M)
[05/20 13:43:41    109s] *** Begin netlist parsing (mem=1546.0M) ***
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srsdfxtp_1' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srsdfstp_1' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srsdfrtp_1' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srsdfrtn_1' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srdlxtp_1' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srdlstp_1' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_srdlrtp_1' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_isolatch_lp' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_iso1p_lp2' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'vpwr' of cell 'scs130lp_iso1p_lp2' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_iso1p_lp' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'vpwr' of cell 'scs130lp_iso1p_lp' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kagnd' of cell 'scs130lp_iso1n_lp2' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'vgnd' of cell 'scs130lp_iso1n_lp2' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kagnd' of cell 'scs130lp_iso1n_lp' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'vgnd' of cell 'scs130lp_iso1n_lp' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_iso0p_lp2' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'vpwr' of cell 'scs130lp_iso0p_lp2' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'kapwr' of cell 'scs130lp_iso0p_lp' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (IMPVL-159):	Pin 'vpwr' of cell 'scs130lp_iso0p_lp' is defined in LEF but not in the timing library.
[05/20 13:43:41    109s] Type 'man IMPVL-159' for more detail.
[05/20 13:43:41    109s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/20 13:43:41    109s] To increase the message display limit, refer to the product command reference manual.
[05/20 13:43:41    109s] Created 698 new cells from 1 timing libraries.
[05/20 13:43:41    109s] Reading netlist ...
[05/20 13:43:41    109s] Backslashed names will retain backslash and a trailing blank character.
[05/20 13:43:41    109s] Reading verilog netlist '../../synthesis/work/output/snn_fixed_16_2_4_4_2_pg_syn.v'
[05/20 13:43:42    110s] 
[05/20 13:43:42    110s] *** Memory Usage v#1 (Current mem = 1546.047M, initial mem = 487.012M) ***
[05/20 13:43:42    110s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=1546.0M) ***
[05/20 13:43:42    110s] #% End Load netlist data ... (date=05/20 13:43:42, total cpu=0:00:00.3, real=0:00:01.0, peak res=1063.3M, current mem=1063.3M)
[05/20 13:43:42    110s] Top level cell is snn_fixed_16_2_4_4_2.
[05/20 13:43:42    110s] Hooked 698 DB cells to tlib cells.
[05/20 13:43:42    110s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1091.2M, current mem=1091.2M)
[05/20 13:43:42    110s] Starting recursive module instantiation check.
[05/20 13:43:42    110s] No recursion found.
[05/20 13:43:42    110s] Building hierarchical netlist for Cell snn_fixed_16_2_4_4_2 ...
[05/20 13:43:42    110s] *** Netlist is unique.
[05/20 13:43:42    110s] Set DBUPerIGU to techSite unit width 480.
[05/20 13:43:42    110s] Setting Std. cell height to 3330 DBU (smallest netlist inst).
[05/20 13:43:42    110s] ** info: there are 781 modules.
[05/20 13:43:42    110s] ** info: there are 21327 stdCell insts.
[05/20 13:43:42    110s] 
[05/20 13:43:42    110s] *** Memory Usage v#1 (Current mem = 1573.461M, initial mem = 487.012M) ***
[05/20 13:43:42    110s] **WARN: (IMPFP-3961):	The techSite 'unithv' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/20 13:43:42    110s] Type 'man IMPFP-3961' for more detail.
[05/20 13:43:42    110s] **WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/20 13:43:42    110s] Type 'man IMPFP-3961' for more detail.
[05/20 13:43:42    110s] Adjust met3 preferred direction offset from 0.32 to 0.17.
[05/20 13:43:42    110s] Adjust met4 preferred direction offset from 0.52 to 0.17.
[05/20 13:43:42    110s] Adjust met5 preferred direction offset from 1.6 to 0.17.
[05/20 13:43:42    110s] Start create_tracks
[05/20 13:43:42    110s] Generated pitch 3.66 in met5 is different from 3.2 defined in technology file in preferred direction.
[05/20 13:43:42    110s] Generated pitch 0.68 in met4 is different from 1.04 defined in technology file in preferred direction.
[05/20 13:43:42    110s] Generated pitch 0.61 in met3 is different from 0.64 defined in technology file in preferred direction.
[05/20 13:43:42    110s] Generated pitch 0.34 in met2 is different from 0.395 defined in technology file in preferred direction.
[05/20 13:43:42    110s] Pre-connect netlist-defined P/G connections...
[05/20 13:43:42    110s]   Updated 21327 instances.
[05/20 13:43:42    110s] Extraction setup Started 
[05/20 13:43:42    110s] 
[05/20 13:43:42    110s] Trim Metal Layers:
[05/20 13:43:42    110s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/20 13:43:42    110s] Reading Capacitance Table File ../../lib/sky130_cap.captable ...
[05/20 13:43:42    110s] Process name: (null).
[05/20 13:43:42    110s] **ERROR: (IMPEXT-3548):	Process information for layer 'M7' is missing from the cap table file but is defined in the tech database (which is derived from the tech LEF or Open Access technology file). To include this information, you can do one of the following: Correct the cap table file by editing it, generate a new cap table from an ICT file with the proper layers defined, or obtain the correct cap table from your foundry and run again.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/20 13:43:42    110s] Type 'man IMPEXT-2773' for more detail.
[05/20 13:43:42    110s] **ERROR: (IMPEXT-2715):	Syntax Error in line 183
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
[05/20 13:43:43    111s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1386.9M, current mem=1052.5M)
[05/20 13:43:43    111s] Reading timing constraints file '../../synthesis/work/output/snn_fixed_16_2_4_4_2_syn.sdc' ...
[05/20 13:43:43    111s] Current (total cpu=0:01:51, real=0:00:44.0, peak res=1386.9M, current mem=1377.3M)
[05/20 13:43:43    111s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../synthesis/work/output/snn_fixed_16_2_4_4_2_syn.sdc, Line 9).
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../synthesis/work/output/snn_fixed_16_2_4_4_2_syn.sdc, Line 10).
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] INFO (CTE): Reading of timing constraints file ../../synthesis/work/output/snn_fixed_16_2_4_4_2_syn.sdc completed, with 2 WARNING
[05/20 13:43:43    111s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1397.4M, current mem=1397.3M)
[05/20 13:43:43    111s] Current (total cpu=0:01:51, real=0:00:44.0, peak res=1397.4M, current mem=1397.3M)
[05/20 13:43:43    111s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[05/20 13:43:43    111s] Summary for sequential cells identification: 
[05/20 13:43:43    111s]   Identified SBFF number: 53
[05/20 13:43:43    111s]   Identified MBFF number: 0
[05/20 13:43:43    111s]   Identified SB Latch number: 0
[05/20 13:43:43    111s]   Identified MB Latch number: 0
[05/20 13:43:43    111s]   Not identified SBFF number: 0
[05/20 13:43:43    111s]   Not identified MBFF number: 0
[05/20 13:43:43    111s]   Not identified SB Latch number: 0
[05/20 13:43:43    111s]   Not identified MB Latch number: 0
[05/20 13:43:43    111s]   Number of sequential cells which are not FFs: 35
[05/20 13:43:43    111s] Total number of combinational cells: 558
[05/20 13:43:43    111s] Total number of sequential cells: 88
[05/20 13:43:43    111s] Total number of tristate cells: 20
[05/20 13:43:43    111s] Total number of level shifter cells: 0
[05/20 13:43:43    111s] Total number of power gating cells: 0
[05/20 13:43:43    111s] Total number of isolation cells: 0
[05/20 13:43:43    111s] Total number of power switch cells: 32
[05/20 13:43:43    111s] Total number of pulse generator cells: 0
[05/20 13:43:43    111s] Total number of always on buffers: 0
[05/20 13:43:43    111s] Total number of retention cells: 0
[05/20 13:43:43    111s] Total number of physical cells: 0
[05/20 13:43:43    111s] List of usable buffers: scs130lp_buf_1 scs130lp_buf_16 scs130lp_buf_2 scs130lp_buf_4 scs130lp_buf_8 scs130lp_clkbuf_1 scs130lp_clkbuf_16 scs130lp_clkbuf_2 scs130lp_clkbuf_4 scs130lp_clkbuf_8 scs130lp_dlymetal6s2s_1
[05/20 13:43:43    111s] Total number of usable buffers: 11
[05/20 13:43:43    111s] List of unusable buffers: scs130lp_buf_0 scs130lp_buf_m scs130lp_clkbuf_0
[05/20 13:43:43    111s] Total number of unusable buffers: 3
[05/20 13:43:43    111s] List of usable inverters: scs130lp_bufinv_16 scs130lp_bufinv_8 scs130lp_clkinv_1 scs130lp_clkinv_16 scs130lp_clkinv_2 scs130lp_clkinv_4 scs130lp_clkinv_8 scs130lp_clkinv_lp2 scs130lp_clkinv_lp scs130lp_clkinvlp_16 scs130lp_clkinvlp_2 scs130lp_clkinvlp_4 scs130lp_clkinvlp_8 scs130lp_inv_1 scs130lp_inv_16 scs130lp_inv_2 scs130lp_inv_4 scs130lp_inv_8 scs130lp_inv_lp scs130lp_invlp_1 scs130lp_invlp_2 scs130lp_invlp_4 scs130lp_invlp_8
[05/20 13:43:43    111s] Total number of usable inverters: 23
[05/20 13:43:43    111s] List of unusable inverters: scs130lp_clkinv_0 scs130lp_inv_0 scs130lp_inv_m scs130lp_invlp_0 scs130lp_invlp_m
[05/20 13:43:43    111s] Total number of unusable inverters: 5
[05/20 13:43:43    111s] List of identified usable delay cells: scs130lp_buf_lp scs130lp_bufbuf_16 scs130lp_bufbuf_8 scs130lp_buflp_1 scs130lp_buflp_2 scs130lp_buflp_4 scs130lp_buflp_8 scs130lp_clkbuf_lp scs130lp_clkbuflp_16 scs130lp_clkbuflp_2 scs130lp_clkbuflp_4 scs130lp_clkbuflp_8 scs130lp_clkdlybuf4s15_1 scs130lp_clkdlybuf4s15_2 scs130lp_clkdlybuf4s18_1 scs130lp_clkdlybuf4s18_2 scs130lp_clkdlybuf4s25_1 scs130lp_clkdlybuf4s25_2 scs130lp_clkdlybuf4s50_1 scs130lp_clkdlybuf4s50_2 scs130lp_dlygate4s15_1 scs130lp_dlygate4s50_1 scs130lp_dlygate4s18_1 scs130lp_dlymetal6s6s_1 scs130lp_dlymetal6s4s_1
[05/20 13:43:43    111s] Total number of identified usable delay cells: 25
[05/20 13:43:43    111s] List of identified unusable delay cells: scs130lp_buflp_0 scs130lp_buflp_m
[05/20 13:43:43    111s] Total number of identified unusable delay cells: 2
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] TimeStamp Deleting Cell Server Begin ...
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] TimeStamp Deleting Cell Server End ...
[05/20 13:43:43    111s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1418.9M, current mem=1418.8M)
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/20 13:43:43    111s] Summary for sequential cells identification: 
[05/20 13:43:43    111s]   Identified SBFF number: 53
[05/20 13:43:43    111s]   Identified MBFF number: 0
[05/20 13:43:43    111s]   Identified SB Latch number: 0
[05/20 13:43:43    111s]   Identified MB Latch number: 0
[05/20 13:43:43    111s]   Not identified SBFF number: 0
[05/20 13:43:43    111s]   Not identified MBFF number: 0
[05/20 13:43:43    111s]   Not identified SB Latch number: 0
[05/20 13:43:43    111s]   Not identified MB Latch number: 0
[05/20 13:43:43    111s]   Number of sequential cells which are not FFs: 35
[05/20 13:43:43    111s]  Visiting view : Default
[05/20 13:43:43    111s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:43:43    111s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:43:43    111s]  Visiting view : Default
[05/20 13:43:43    111s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:43:43    111s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:43:43    111s] TLC MultiMap info (StdDelay):
[05/20 13:43:43    111s]   : Delay + libSTD + 1 + no RcCorner := 31.4ps
[05/20 13:43:43    111s]   : Delay + libSTD + 1 + rc := 35.3ps
[05/20 13:43:43    111s]  Setting StdDelay to: 35.3ps
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] TimeStamp Deleting Cell Server Begin ...
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] TimeStamp Deleting Cell Server End ...
[05/20 13:43:43    111s] Extraction setup Started 
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] Trim Metal Layers:
[05/20 13:43:43    111s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/20 13:43:43    111s] Reading Capacitance Table File ../../lib/sky130_cap.captable ...
[05/20 13:43:43    111s] Process name: (null).
[05/20 13:43:43    111s] **ERROR: (IMPEXT-3548):	Process information for layer 'M7' is missing from the cap table file but is defined in the tech database (which is derived from the tech LEF or Open Access technology file). To include this information, you can do one of the following: Correct the cap table file by editing it, generate a new cap table from an ICT file with the proper layers defined, or obtain the correct cap table from your foundry and run again.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/20 13:43:43    111s] Type 'man IMPEXT-2773' for more detail.
[05/20 13:43:43    111s] **ERROR: (IMPEXT-2715):	Syntax Error in line 183
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.

[05/20 13:43:43    111s] *** Summary of all messages that are not suppressed in this session:
[05/20 13:43:43    111s] Severity  ID               Count  Summary                                  
[05/20 13:43:43    111s] WARNING   IMPLF-200            2  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/20 13:43:43    111s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/20 13:43:43    111s] ERROR     IMPEXT-2677          2  Multi-corner RC initialization is aborte...
[05/20 13:43:43    111s] ERROR     IMPEXT-2715          2  Syntax Error in line %d                  
[05/20 13:43:43    111s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[05/20 13:43:43    111s] ERROR     IMPEXT-3548          2  Process information for layer '%s' is mi...
[05/20 13:43:43    111s] WARNING   IMPVL-159           56  Pin '%s' of cell '%s' is defined in LEF ...
[05/20 13:43:43    111s] ERROR     IMPOAX-820           1  The OpenAccess (OA) features are disable...
[05/20 13:43:43    111s] ERROR     IMPOAX-850           1  %s command cannot be run as OpenAccess f...
[05/20 13:43:43    111s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/20 13:43:43    111s] ERROR     TECHLIB-704          3  The voltage_map attribute with name '%s'...
[05/20 13:43:43    111s] ERROR     TECHLIB-708         12  No pg_pin with name '%s' has been read i...
[05/20 13:43:43    111s] ERROR     TECHLIB-1171        52  The attribute '%s' of group '%s' has one...
[05/20 13:43:43    111s] WARNING   TECHLIB-1329        44  The attribute '%s' on the %s in cell '%s...
[05/20 13:43:43    111s] *** Message Summary: 108 warning(s), 75 error(s)
[05/20 13:43:43    111s] 
[05/20 13:43:43    111s] <CMD> setDrawView fplan
[05/20 13:43:43    111s] <CMD> getIoFlowFlag
[05/20 13:43:43    111s] <CMD> setFPlanRowSpacingAndType 0 2
[05/20 13:43:43    111s] <CMD> setIoFlowFlag 0
[05/20 13:43:43    111s] <CMD> floorPlan -flip s -r 0.7 0.4 4.0 4.0 4.0 4.0
[05/20 13:43:43    111s] **WARN: (IMPFP-3961):	The techSite 'unithv' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/20 13:43:43    111s] Type 'man IMPFP-3961' for more detail.
[05/20 13:43:43    111s] **WARN: (IMPFP-3961):	The techSite 'unithd' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[05/20 13:43:43    111s] Type 'man IMPFP-3961' for more detail.
[05/20 13:43:43    111s] Adjust met3 preferred direction offset from 0.32 to 0.17.
[05/20 13:43:43    111s] Adjust met4 preferred direction offset from 0.52 to 0.17.
[05/20 13:43:43    111s] Adjust met5 preferred direction offset from 1.6 to 0.17.
[05/20 13:43:43    111s] Start create_tracks
[05/20 13:43:43    111s] Generated pitch 3.66 in met5 is different from 3.2 defined in technology file in preferred direction.
[05/20 13:43:43    111s] Generated pitch 0.68 in met4 is different from 1.04 defined in technology file in preferred direction.
[05/20 13:43:43    111s] Generated pitch 0.61 in met3 is different from 0.64 defined in technology file in preferred direction.
[05/20 13:43:43    111s] Generated pitch 0.34 in met2 is different from 0.395 defined in technology file in preferred direction.
[05/20 13:43:43    111s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/20 13:43:43    111s] <CMD> uiSetTool select
[05/20 13:43:43    111s] <CMD> getIoFlowFlag
[05/20 13:43:43    111s] <CMD> fit
[05/20 13:43:43    111s] <CMD> saveDesign ../work/design/snn_fixed_16_2_4_4_2_fplan.enc
[05/20 13:43:43    111s] #% Begin save design ... (date=05/20 13:43:43, mem=1426.9M)
[05/20 13:43:43    111s] % Begin Save ccopt configuration ... (date=05/20 13:43:43, mem=1426.9M)
[05/20 13:43:43    111s] % End Save ccopt configuration ... (date=05/20 13:43:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1428.5M, current mem=1428.5M)
[05/20 13:43:43    111s] % Begin Save netlist data ... (date=05/20 13:43:43, mem=1428.8M)
[05/20 13:43:43    111s] Writing Binary DB to ../work/design/snn_fixed_16_2_4_4_2_fplan.enc.dat.tmp/vbin/snn_fixed_16_2_4_4_2.v.bin in multi-threaded mode...
[05/20 13:43:43    111s] % End Save netlist data ... (date=05/20 13:43:43, total cpu=0:00:00.2, real=0:00:00.0, peak res=1541.0M, current mem=1429.1M)
[05/20 13:43:43    111s] Saving symbol-table file in separate thread ...
[05/20 13:43:43    111s] Saving congestion map file in separate thread ...
[05/20 13:43:43    111s] Saving congestion map file ../work/design/snn_fixed_16_2_4_4_2_fplan.enc.dat.tmp/snn_fixed_16_2_4_4_2.route.congmap.gz ...
[05/20 13:43:43    111s] % Begin Save AAE data ... (date=05/20 13:43:43, mem=1430.5M)
[05/20 13:43:43    111s] Saving AAE Data ...
[05/20 13:43:43    111s] % End Save AAE data ... (date=05/20 13:43:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1430.5M, current mem=1430.5M)
[05/20 13:43:44    112s] Saving preference file ../work/design/snn_fixed_16_2_4_4_2_fplan.enc.dat.tmp/gui.pref.tcl ...
[05/20 13:43:44    112s] Saving mode setting ...
[05/20 13:43:44    112s] Saving global file ...
[05/20 13:43:44    112s] Saving Drc markers ...
[05/20 13:43:44    112s] ... No Drc file written since there is no markers found.
[05/20 13:43:44    112s] Saving special route data file in separate thread ...
[05/20 13:43:44    112s] Saving PG Conn data in separate thread ...
[05/20 13:43:44    112s] Saving placement file in separate thread ...
[05/20 13:43:44    112s] Saving property file in separate thread ...
[05/20 13:43:44    112s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/20 13:43:44    112s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:43:44    112s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:43:44    112s] Save Adaptive View Pruning View Names to Binary file
[05/20 13:43:44    112s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1941.7M) ***
[05/20 13:43:44    112s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:43:44    112s] Saving property file ../work/design/snn_fixed_16_2_4_4_2_fplan.enc.dat.tmp/snn_fixed_16_2_4_4_2.prop
[05/20 13:43:44    112s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1941.7M) ***
[05/20 13:43:44    112s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1941.7M) ***
[05/20 13:43:44    112s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:43:44    112s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:43:45    112s] **ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[05/20 13:43:45    112s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:43:45    112s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:43:45    112s] % Begin Save power constraints data ... (date=05/20 13:43:45, mem=1439.3M)
[05/20 13:43:45    112s] % End Save power constraints data ... (date=05/20 13:43:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1439.3M, current mem=1439.3M)
[05/20 13:43:45    112s] Generated self-contained design snn_fixed_16_2_4_4_2_fplan.enc.dat.tmp
[05/20 13:43:45    112s] #% End save design ... (date=05/20 13:43:45, total cpu=0:00:00.7, real=0:00:02.0, peak res=1541.0M, current mem=1441.0M)
[05/20 13:43:45    112s] 
[05/20 13:43:45    112s] *** Summary of all messages that are not suppressed in this session:
[05/20 13:43:45    112s] Severity  ID               Count  Summary                                  
[05/20 13:43:45    112s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[05/20 13:43:45    112s] ERROR     IMPOAX-8053          2  Could not open shared library %s : %s.   
[05/20 13:43:45    112s] *** Message Summary: 0 warning(s), 3 error(s)
[05/20 13:43:45    112s] 
[05/20 13:43:45    112s] <CMD> saveFPlan ../work/design/snn_fixed_16_2_4_4_2.fp
[05/20 13:43:45    112s] <CMD> addRing -nets {vpwr vgnd} -type core_rings -follow core -layer {top met1 bottom met1 left met2 right met2} -width 0.5 -spacing 1 -offset 1.0 -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/20 13:43:45    112s] #% Begin addRing (date=05/20 13:43:45, mem=1442.1M)
[05/20 13:43:45    112s] 
[05/20 13:43:45    112s] 
[05/20 13:43:45    112s] viaInitial starts at Tue May 20 13:43:45 2025
viaInitial ends at Tue May 20 13:43:45 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1920.0M)
[05/20 13:43:45    112s] Ring generation is complete.
[05/20 13:43:45    112s] vias are now being generated.
[05/20 13:43:45    112s] addRing created 8 wires.
[05/20 13:43:45    112s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/20 13:43:45    112s] +--------+----------------+----------------+
[05/20 13:43:45    112s] |  Layer |     Created    |     Deleted    |
[05/20 13:43:45    112s] +--------+----------------+----------------+
[05/20 13:43:45    112s] |  met1  |        4       |       NA       |
[05/20 13:43:45    112s] |  via1  |        8       |        0       |
[05/20 13:43:45    112s] |  met2  |        4       |       NA       |
[05/20 13:43:45    112s] +--------+----------------+----------------+
[05/20 13:43:45    112s] #% End addRing (date=05/20 13:43:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1445.5M, current mem=1445.5M)
[05/20 13:43:45    112s] <CMD> set sprCreateIeStripeNets {}
[05/20 13:43:45    112s] <CMD> set sprCreateIeStripeLayers {}
[05/20 13:43:45    112s] <CMD> set sprCreateIeStripeWidth 1
[05/20 13:43:45    112s] <CMD> set sprCreateIeStripeSpacing 1
[05/20 13:43:45    112s] <CMD> set sprCreateIeStripeThreshold 1
[05/20 13:43:45    112s] <CMD> sroute -jogControl { preferWithChanges differentLayer } -nets {vgnd vpwr}
[05/20 13:43:45    112s] #% Begin sroute (date=05/20 13:43:45, mem=1445.5M)
[05/20 13:43:45    112s] **WARN: (IMPSR-4053):	Option -jogControl is obsolete and has been replaced by -allowJogging and -allowLayerChange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -allowJogging and -allowLayerChange.
[05/20 13:43:45    112s] *** Begin SPECIAL ROUTE on Tue May 20 13:43:45 2025 ***
[05/20 13:43:45    112s] SPECIAL ROUTE ran on directory: /afs/glue.umd.edu/home/glue/y/i/yihuiw/home/course/ENEE408D_S25/project/SNN/IZ_snn/PnR/work
[05/20 13:43:45    112s] SPECIAL ROUTE ran on machine: compute3.eng.umd.edu (Linux 4.18.0-553.30.1.el8_10.x86_64 Xeon 3.70Ghz)
[05/20 13:43:45    112s] 
[05/20 13:43:45    112s] Begin option processing ...
[05/20 13:43:45    112s] srouteConnectPowerBump set to false
[05/20 13:43:45    112s] routeSelectNet set to "vgnd vpwr"
[05/20 13:43:45    112s] routeSpecial set to true
[05/20 13:43:45    112s] srouteConnectConverterPin set to false
[05/20 13:43:45    112s] srouteFollowCorePinEnd set to 3
[05/20 13:43:45    112s] srouteJogControl set to "preferWithChanges differentLayer"
[05/20 13:43:45    112s] sroutePadPinAllPorts set to true
[05/20 13:43:45    112s] sroutePreserveExistingRoutes set to true
[05/20 13:43:45    112s] srouteRoutePowerBarPortOnBothDir set to true
[05/20 13:43:45    112s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3372.00 megs.
[05/20 13:43:45    112s] 
[05/20 13:43:45    112s] Reading DB technology information...
[05/20 13:43:45    112s] Finished reading DB technology information.
[05/20 13:43:45    112s] Reading floorplan and netlist information...
[05/20 13:43:46    112s] Finished reading floorplan and netlist information.
[05/20 13:43:46    112s] Read in 15 layers, 7 routing layers, 1 overlap layer
[05/20 13:43:46    112s] Read in 740 macros, 55 used
[05/20 13:43:46    112s] Read in 55 components
[05/20 13:43:46    112s]   55 core components: 55 unplaced, 0 placed, 0 fixed
[05/20 13:43:46    112s] Read in 8 logical pins
[05/20 13:43:46    112s] Read in 8 nets
[05/20 13:43:46    112s] Read in 2 special nets, 2 routed
[05/20 13:43:46    112s] Read in 220 terminals
[05/20 13:43:46    112s] 2 nets selected.
[05/20 13:43:46    112s] 
[05/20 13:43:46    112s] Begin power routing ...
[05/20 13:43:46    112s] #create default rule from bind_ndr_rule rule=0x7f93264da110 0x7f9305b9aff0
[05/20 13:43:46    112s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1482772860 routing_via=1
[05/20 13:43:46    112s] **WARN: (IMPSR-379):	Incomplete library data: missing VIAGEN (Via Rule Generate) rules on layer met5.
[05/20 13:43:46    112s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vpwr net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/20 13:43:46    112s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vpwr net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/20 13:43:46    112s] Type 'man IMPSR-1256' for more detail.
[05/20 13:43:46    112s] Cannot find any AREAIO class pad pin of net vpwr. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/20 13:43:46    112s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vgnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[05/20 13:43:46    112s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vgnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[05/20 13:43:46    112s] Type 'man IMPSR-1256' for more detail.
[05/20 13:43:46    112s] Cannot find any AREAIO class pad pin of net vgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[05/20 13:43:46    112s] CPU time for vpwr FollowPin 0 seconds
[05/20 13:43:46    112s] CPU time for vgnd FollowPin 0 seconds
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: met5 & rdl, size: 0.17 x 0.17 at (-507.96, -353.77).
[05/20 13:43:46    112s] Type 'man IMPPP-610' for more detail.
[05/20 13:43:46    112s] **WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
[05/20 13:43:46    112s] To increase the message display limit, refer to the product command reference manual.
[05/20 13:43:46    113s]   Number of IO ports routed: 0
[05/20 13:43:46    113s]   Number of Block ports routed: 0
[05/20 13:43:46    113s]   Number of Stripe ports routed: 0
[05/20 13:43:46    113s]   Number of Core ports routed: 422
[05/20 13:43:46    113s]   Number of Pad ports routed: 0
[05/20 13:43:46    113s]   Number of Power Bump ports routed: 0
[05/20 13:43:46    113s]   Number of Followpin connections: 211
[05/20 13:43:46    113s] End power routing: cpu: 0:00:01, real: 0:00:00, peak: 3558.00 megs.
[05/20 13:43:46    113s] 
[05/20 13:43:46    113s] 
[05/20 13:43:46    113s] 
[05/20 13:43:46    113s]  Begin updating DB with routing results ...
[05/20 13:43:46    113s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/20 13:43:46    113s] Pin and blockage extraction finished
[05/20 13:43:46    113s] 
[05/20 13:43:46    113s] sroute created 845 wires.
[05/20 13:43:46    113s] ViaGen created 844 vias, deleted 0 via to avoid violation.
[05/20 13:43:46    113s] +--------+----------------+----------------+
[05/20 13:43:46    113s] |  Layer |     Created    |     Deleted    |
[05/20 13:43:46    113s] +--------+----------------+----------------+
[05/20 13:43:46    113s] |   li   |       633      |       NA       |
[05/20 13:43:46    113s] |  mcon  |       422      |        0       |
[05/20 13:43:46    113s] |  met1  |       212      |       NA       |
[05/20 13:43:46    113s] |  via1  |       422      |        0       |
[05/20 13:43:46    113s] +--------+----------------+----------------+
[05/20 13:43:46    113s] #% End sroute (date=05/20 13:43:46, total cpu=0:00:00.7, real=0:00:01.0, peak res=1491.0M, current mem=1491.0M)
[05/20 13:43:46    113s] <CMD> saveDesign ../work/design/snn_fixed_16_2_4_4_2_pplan.enc
[05/20 13:43:46    113s] #% Begin save design ... (date=05/20 13:43:46, mem=1491.0M)
[05/20 13:43:46    113s] % Begin Save ccopt configuration ... (date=05/20 13:43:46, mem=1491.0M)
[05/20 13:43:46    113s] % End Save ccopt configuration ... (date=05/20 13:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1491.2M, current mem=1491.2M)
[05/20 13:43:46    113s] % Begin Save netlist data ... (date=05/20 13:43:46, mem=1491.2M)
[05/20 13:43:46    113s] Writing Binary DB to ../work/design/snn_fixed_16_2_4_4_2_pplan.enc.dat.tmp/vbin/snn_fixed_16_2_4_4_2.v.bin in multi-threaded mode...
[05/20 13:43:46    113s] % End Save netlist data ... (date=05/20 13:43:46, total cpu=0:00:00.2, real=0:00:00.0, peak res=1571.5M, current mem=1494.0M)
[05/20 13:43:46    113s] Saving symbol-table file in separate thread ...
[05/20 13:43:46    113s] Saving congestion map file in separate thread ...
[05/20 13:43:46    113s] Saving congestion map file ../work/design/snn_fixed_16_2_4_4_2_pplan.enc.dat.tmp/snn_fixed_16_2_4_4_2.route.congmap.gz ...
[05/20 13:43:46    113s] % Begin Save AAE data ... (date=05/20 13:43:46, mem=1494.2M)
[05/20 13:43:46    113s] Saving AAE Data ...
[05/20 13:43:46    113s] % End Save AAE data ... (date=05/20 13:43:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1494.2M, current mem=1494.2M)
[05/20 13:43:47    113s] Saving preference file ../work/design/snn_fixed_16_2_4_4_2_pplan.enc.dat.tmp/gui.pref.tcl ...
[05/20 13:43:47    113s] Saving mode setting ...
[05/20 13:43:47    113s] Saving global file ...
[05/20 13:43:48    113s] Saving Drc markers ...
[05/20 13:43:48    113s] ... No Drc file written since there is no markers found.
[05/20 13:43:48    113s] Saving special route data file in separate thread ...
[05/20 13:43:48    113s] Saving PG Conn data in separate thread ...
[05/20 13:43:48    113s] Saving placement file in separate thread ...
[05/20 13:43:48    113s] Saving route file in separate thread ...
[05/20 13:43:48    113s] Saving property file in separate thread ...
[05/20 13:43:48    113s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/20 13:43:48    113s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:43:48    113s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:43:48    113s] Save Adaptive View Pruning View Names to Binary file
[05/20 13:43:48    113s] Saving property file ../work/design/snn_fixed_16_2_4_4_2_pplan.enc.dat.tmp/snn_fixed_16_2_4_4_2.prop
[05/20 13:43:48    113s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2191.0M) ***
[05/20 13:43:48    113s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2191.0M) ***
[05/20 13:43:48    113s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:43:48    113s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2191.0M) ***
[05/20 13:43:48    113s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:43:48    113s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:43:48    113s] **ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[05/20 13:43:48    113s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:43:48    113s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:43:48    113s] % Begin Save power constraints data ... (date=05/20 13:43:48, mem=1493.0M)
[05/20 13:43:48    113s] % End Save power constraints data ... (date=05/20 13:43:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1493.0M, current mem=1493.0M)
[05/20 13:43:48    113s] Generated self-contained design snn_fixed_16_2_4_4_2_pplan.enc.dat.tmp
[05/20 13:43:49    113s] #% End save design ... (date=05/20 13:43:49, total cpu=0:00:00.7, real=0:00:03.0, peak res=1571.5M, current mem=1492.9M)
[05/20 13:43:49    113s] 
[05/20 13:43:49    113s] *** Summary of all messages that are not suppressed in this session:
[05/20 13:43:49    113s] Severity  ID               Count  Summary                                  
[05/20 13:43:49    113s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[05/20 13:43:49    113s] ERROR     IMPOAX-8053          2  Could not open shared library %s : %s.   
[05/20 13:43:49    113s] *** Message Summary: 0 warning(s), 3 error(s)
[05/20 13:43:49    113s] 
[05/20 13:43:49    113s] <CMD> addWellTap -cell scs130lp_tapvpwrvgnd_1 -cellInterval 50 -checkerBoard
[05/20 13:43:49    113s] skipRow option will be disabled when checkerBoard is set
[05/20 13:43:49    113s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:2151.2M, EPOCH TIME: 1747763029.328890
[05/20 13:43:49    113s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2151.2M, EPOCH TIME: 1747763029.329087
[05/20 13:43:49    113s] Processing tracks to init pin-track alignment.
[05/20 13:43:49    113s] z: 1, totalTracks: 1
[05/20 13:43:49    113s] z: 3, totalTracks: 1
[05/20 13:43:49    113s] z: 5, totalTracks: 1
[05/20 13:43:49    113s] z: 7, totalTracks: 1
[05/20 13:43:49    113s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:43:49    113s] All LLGs are deleted
[05/20 13:43:49    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:49    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:49    113s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2151.2M, EPOCH TIME: 1747763029.379743
[05/20 13:43:49    113s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2151.2M, EPOCH TIME: 1747763029.379975
[05/20 13:43:49    113s] # Building snn_fixed_16_2_4_4_2 llgBox search-tree.
[05/20 13:43:49    113s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2151.2M, EPOCH TIME: 1747763029.380586
[05/20 13:43:49    113s] Total CPU(s) requested: 24
[05/20 13:43:49    113s] Total CPU(s) enabled with current License(s): 8
[05/20 13:43:49    113s] Current free CPU(s): 8
[05/20 13:43:49    113s] Additional license(s) checked out: 2 Innovus_CPU_Opt license(s) for 16 CPU(s)
[05/20 13:43:49    113s] [13:43:49.430899] Periodic Lic check successful
[13:43:49.430914] Feature usage summary:
[13:43:49.430915] Innovus_Impl_System
[13:43:49.430915] Innovus_CPU_Opt

[05/20 13:43:49    113s] Total CPU(s) now enabled: 24
[05/20 13:43:49    114s] Multithreaded Timing Analysis is initialized with 24 threads
[05/20 13:43:49    114s] 
[05/20 13:43:49    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:49    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:49    114s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2426.4M, EPOCH TIME: 1747763029.569878
[05/20 13:43:49    114s] Max number of tech site patterns supported in site array is 256.
[05/20 13:43:49    114s] Core basic site is unit
[05/20 13:43:49    114s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2426.4M, EPOCH TIME: 1747763029.584735
[05/20 13:43:49    114s] After signature check, allow fast init is false, keep pre-filter is false.
[05/20 13:43:49    114s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/20 13:43:49    114s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.031, REAL:0.022, MEM:2459.4M, EPOCH TIME: 1747763029.607054
[05/20 13:43:49    114s] Use non-trimmed site array because memory saving is not enough.
[05/20 13:43:49    114s] SiteArray: non-trimmed site array dimensions = 210 x 2099
[05/20 13:43:49    114s] SiteArray: use 2,420,736 bytes
[05/20 13:43:49    114s] SiteArray: current memory after site array memory allocation 2461.7M
[05/20 13:43:49    114s] SiteArray: FP blocked sites are writable
[05/20 13:43:49    114s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Create thread pool 0x7f9309ee26d8.
[05/20 13:43:49    114s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 0 out of 1 thread pools are available.
[05/20 13:43:49    114s] Estimated cell power/ground rail width = 0.260 um
[05/20 13:43:49    114s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:43:49    114s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2846.7M, EPOCH TIME: 1747763029.620138
[05/20 13:43:49    114s] Process 633 wires and vias for routing blockage analysis
[05/20 13:43:49    114s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.022, REAL:0.017, MEM:2847.7M, EPOCH TIME: 1747763029.636792
[05/20 13:43:49    114s] SiteArray: number of non floorplan blocked sites for llg default is 440790
[05/20 13:43:49    114s] Atter site array init, number of instance map data is 0.
[05/20 13:43:49    114s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.168, REAL:0.078, MEM:2847.7M, EPOCH TIME: 1747763029.648014
[05/20 13:43:49    114s] 
[05/20 13:43:49    114s] Scanning PG Shapes for Pre-Colorizing...Done.
[05/20 13:43:49    114s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:43:49    114s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:43:49    114s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.330, REAL:0.279, MEM:2847.7M, EPOCH TIME: 1747763029.659645
[05/20 13:43:49    114s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2847.7M, EPOCH TIME: 1747763029.659798
[05/20 13:43:49    114s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.011, REAL:0.009, MEM:2848.7M, EPOCH TIME: 1747763029.668887
[05/20 13:43:49    114s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2848.7MB).
[05/20 13:43:49    114s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.395, REAL:0.343, MEM:2848.7M, EPOCH TIME: 1747763029.672065
[05/20 13:43:49    114s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.396, REAL:0.343, MEM:2848.7M, EPOCH TIME: 1747763029.672162
[05/20 13:43:49    114s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.920 (microns) as a multiple of cell scs130lp_tapvpwrvgnd_1's techSite 'unit' width of 0.480 microns
[05/20 13:43:49    114s] Type 'man IMPSP-5134' for more detail.
[05/20 13:43:49    114s] For 4346 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2851.5M, EPOCH TIME: 1747763029.746803
[05/20 13:43:49    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:43:49    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:49    114s] All LLGs are deleted
[05/20 13:43:49    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:49    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:49    114s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2851.5M, EPOCH TIME: 1747763029.759230
[05/20 13:43:49    114s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2849.2M, EPOCH TIME: 1747763029.760572
[05/20 13:43:49    114s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.031, REAL:0.016, MEM:2849.2M, EPOCH TIME: 1747763029.762717
[05/20 13:43:49    114s] Inserted 4346 well-taps <scs130lp_tapvpwrvgnd_1> cells (prefix WELLTAP).
[05/20 13:43:49    114s] <CMD> setPlaceMode -place_global_place_io_pins true
[05/20 13:43:49    114s] <CMD> setPlaceMode -fp false
[05/20 13:43:49    114s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[05/20 13:43:49    114s] <CMD> report_message -start_cmd
[05/20 13:43:49    114s] <CMD> getRouteMode -maxRouteLayer -quiet
[05/20 13:43:49    114s] <CMD> getRouteMode -user -maxRouteLayer
[05/20 13:43:49    114s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -user -maxRouteLayer
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[05/20 13:43:49    114s] <CMD> getPlaceMode -timingDriven -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -adaptive -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/20 13:43:49    114s] <CMD> getPlaceMode -ignoreScan -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -user -ignoreScan
[05/20 13:43:49    114s] <CMD> getPlaceMode -repairPlace -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -user -repairPlace
[05/20 13:43:49    114s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/20 13:43:49    114s] <CMD> getDesignMode -quiet -siPrevention
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[05/20 13:43:49    114s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:54.4/0:00:45.1 (2.5), mem = 2848.4M
[05/20 13:43:49    114s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:43:49    114s] <CMD> um::push_snapshot_stack
[05/20 13:43:49    114s] <CMD> getDesignMode -quiet -flowEffort
[05/20 13:43:49    114s] <CMD> getDesignMode -highSpeedCore -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -adaptive
[05/20 13:43:49    114s] <CMD> set spgFlowInInitialPlace 1
[05/20 13:43:49    114s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -softGuide -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -useSdpGroup -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/20 13:43:49    114s] <CMD> getPlaceMode -sdpPlace -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -sdpPlace -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[05/20 13:43:49    114s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[05/20 13:43:49    114s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[05/20 13:43:49    114s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 20, number of sequential = 800, percentage of missing scan cell = 0.00% (0 / 800)
[05/20 13:43:49    114s] <CMD> getPlaceMode -place_check_library -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -trimView -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/20 13:43:49    114s] <CMD> getPlaceMode -congEffort -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/20 13:43:49    114s] <CMD> getPlaceMode -ignoreScan -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -user -ignoreScan
[05/20 13:43:49    114s] <CMD> getPlaceMode -repairPlace -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -user -repairPlace
[05/20 13:43:49    114s] <CMD> getPlaceMode -congEffort -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -fp -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -timingDriven -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -user -timingDriven
[05/20 13:43:49    114s] <CMD> getPlaceMode -fastFp -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -clusterMode -quiet
[05/20 13:43:49    114s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/20 13:43:49    114s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/20 13:43:49    114s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -forceTiming -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -fp -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -fastfp -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -timingDriven -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -fp -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -fastfp -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -powerDriven -quiet
[05/20 13:43:49    114s] <CMD> getExtractRCMode -quiet -engine
[05/20 13:43:49    114s] <CMD> getAnalysisMode -quiet -clkSrcPath
[05/20 13:43:49    114s] <CMD> getAnalysisMode -quiet -clockPropagation
[05/20 13:43:49    114s] <CMD> getAnalysisMode -quiet -cppr
[05/20 13:43:49    114s] <CMD> setExtractRCMode -engine preRoute
[05/20 13:43:49    114s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[05/20 13:43:49    114s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:43:49    114s] <CMD_INTERNAL> isAnalysisModeSetup
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[05/20 13:43:49    114s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -clusterMode
[05/20 13:43:49    114s] <CMD> getPlaceMode -wl_budget_mode -quiet
[05/20 13:43:49    114s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[05/20 13:43:49    114s] <CMD> getPlaceMode -wl_budget_mode -quiet
[05/20 13:43:49    114s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[05/20 13:43:49    114s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -user -resetCombineRFLevel
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[05/20 13:43:49    114s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[05/20 13:43:49    114s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[05/20 13:43:49    114s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -expNewFastMode
[05/20 13:43:49    114s] <CMD> setPlaceMode -expHiddenFastMode 1
[05/20 13:43:49    114s] <CMD> setPlaceMode -reset -ignoreScan
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[05/20 13:43:49    114s] *** Starting placeDesign default flow ***
[05/20 13:43:49    114s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[05/20 13:43:49    114s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[05/20 13:43:49    114s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[05/20 13:43:49    114s] <CMD> deleteBufferTree -decloneInv
[05/20 13:43:49    114s] ### Creating LA Mngr. totSessionCpu=0:01:55 mem=2848.4M
[05/20 13:43:49    114s] 
[05/20 13:43:49    114s] Trim Metal Layers:
[05/20 13:43:49    114s] LayerId::1 widthSet size::1
[05/20 13:43:49    114s] LayerId::2 widthSet size::1
[05/20 13:43:49    114s] LayerId::3 widthSet size::1
[05/20 13:43:49    114s] LayerId::4 widthSet size::1
[05/20 13:43:49    114s] LayerId::5 widthSet size::1
[05/20 13:43:49    114s] LayerId::6 widthSet size::1
[05/20 13:43:49    114s] LayerId::7 widthSet size::1
[05/20 13:43:49    114s] Updating RC grid for preRoute extraction ...
[05/20 13:43:49    114s] eee: pegSigSF::1.070000
[05/20 13:43:49    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:55 mem=2848.4M
[05/20 13:43:49    114s] *** Start deleteBufferTree ***
[05/20 13:43:50    115s] Info: Detect buffers to remove automatically.
[05/20 13:43:50    115s] Analyzing netlist ...
[05/20 13:43:50    115s] Updating netlist
[05/20 13:43:50    115s] 
[05/20 13:43:51    115s] *summary: 9 instances (buffers/inverters) removed
[05/20 13:43:51    115s] *** Finish deleteBufferTree (0:00:01.3) ***
[05/20 13:43:51    115s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[05/20 13:43:51    115s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[05/20 13:43:51    115s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/20 13:43:51    115s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[05/20 13:43:51    115s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/20 13:43:51    115s] **INFO: Enable pre-place timing setting for timing analysis
[05/20 13:43:51    115s] Set Using Default Delay Limit as 101.
[05/20 13:43:51    115s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/20 13:43:51    115s] <CMD> set delaycal_use_default_delay_limit 101
[05/20 13:43:51    115s] Set Default Net Delay as 0 ps.
[05/20 13:43:51    115s] <CMD> set delaycal_default_net_delay 0
[05/20 13:43:51    115s] Set Default Net Load as 0 pF. 
[05/20 13:43:51    115s] <CMD> set delaycal_default_net_load 0
[05/20 13:43:51    115s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/20 13:43:51    115s] Set Default Input Pin Transition as 1 ps.
[05/20 13:43:51    115s] <CMD> set delaycal_input_transition_delay 1ps
[05/20 13:43:51    115s] <CMD> getAnalysisMode -clkSrcPath -quiet
[05/20 13:43:51    115s] <CMD> getAnalysisMode -clockPropagation -quiet
[05/20 13:43:51    115s] <CMD> getAnalysisMode -checkType -quiet
[05/20 13:43:51    115s] <CMD> buildTimingGraph
[05/20 13:43:51    115s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/20 13:43:51    115s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/20 13:43:51    115s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[05/20 13:43:51    115s] **INFO: Analyzing IO path groups for slack adjustment
[05/20 13:43:51    115s] <CMD> get_global timing_enable_path_group_priority
[05/20 13:43:51    115s] <CMD> get_global timing_constraint_enable_group_path_resetting
[05/20 13:43:51    115s] <CMD> set_global timing_enable_path_group_priority false
[05/20 13:43:51    115s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[05/20 13:43:51    115s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/20 13:43:51    115s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/20 13:43:51    115s] <CMD> group_path -name in2reg_tmp.783287 -from {0x2d 0x30} -to 0x31 -ignore_source_of_trigger_arc
[05/20 13:43:51    115s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/20 13:43:51    115s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/20 13:43:51    115s] <CMD> group_path -name in2out_tmp.783287 -from {0x4c 0x4f} -to 0x50 -ignore_source_of_trigger_arc
[05/20 13:43:51    115s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/20 13:43:51    115s] <CMD> group_path -name reg2reg_tmp.783287 -from 0x6a -to 0x83
[05/20 13:43:51    115s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/20 13:43:51    115s] <CMD> group_path -name reg2out_tmp.783287 -from 0xb6 -to 0xcf
[05/20 13:43:52    116s] <CMD> setPathGroupOptions reg2reg_tmp.783287 -effortLevel high
[05/20 13:43:52    116s] Effort level <high> specified for reg2reg_tmp.783287 path_group
[05/20 13:43:52    116s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/20 13:43:52    117s] AAE DB initialization (MEM=2965.88 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/20 13:43:52    117s] #################################################################################
[05/20 13:43:52    117s] # Design Stage: PreRoute
[05/20 13:43:52    117s] # Design Name: snn_fixed_16_2_4_4_2
[05/20 13:43:52    117s] # Design Mode: 90nm
[05/20 13:43:52    117s] # Analysis Mode: MMMC Non-OCV 
[05/20 13:43:52    117s] # Parasitics Mode: No SPEF/RCDB 
[05/20 13:43:52    117s] # Signoff Settings: SI Off 
[05/20 13:43:52    117s] #################################################################################
[05/20 13:43:52    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 2967.9M, InitMEM = 2965.9M)
[05/20 13:43:52    117s] Calculate delays in Single mode...
[05/20 13:43:52    117s] Start delay calculation (fullDC) (24 T). (MEM=2967.88)
[05/20 13:43:52    117s] <CMD> getNanoRouteMode -routeStrictlyHonorNonDefaultRule -quiet
[05/20 13:43:52    117s] 
[05/20 13:43:52    117s] Trim Metal Layers:
[05/20 13:43:52    117s] LayerId::1 widthSet size::1
[05/20 13:43:52    117s] LayerId::2 widthSet size::1
[05/20 13:43:52    117s] LayerId::3 widthSet size::1
[05/20 13:43:52    117s] LayerId::4 widthSet size::1
[05/20 13:43:52    117s] LayerId::5 widthSet size::1
[05/20 13:43:52    117s] LayerId::6 widthSet size::1
[05/20 13:43:52    117s] LayerId::7 widthSet size::1
[05/20 13:43:52    117s] <CMD> getNanoRouteMode -routeBottomRoutingLayer -quiet
[05/20 13:43:52    117s] <CMD> getNanoRouteMode -routeTopRoutingLayer -quiet
[05/20 13:43:52    117s] Updating RC grid for preRoute extraction ...
[05/20 13:43:52    117s] eee: pegSigSF::1.070000
[05/20 13:43:52    117s] <CMD_INTERNAL> isAnalysisModeSetup
[05/20 13:43:52    117s] <CMD> getAnalysisMode -analysisType -quiet
[05/20 13:43:52    117s] siFlow : Timing analysis mode is single, using late cdB files
[05/20 13:43:52    117s] <CMD_INTERNAL> isAnalysisModeSetup
[05/20 13:43:52    117s] <CMD> all_setup_analysis_views
[05/20 13:43:52    117s] <CMD> all_hold_analysis_views
[05/20 13:43:52    117s] <CMD> get_analysis_view $view -delay_corner
[05/20 13:43:52    117s] <CMD> get_delay_corner $dcCorner -power_domain_list
[05/20 13:43:52    117s] <CMD> get_delay_corner $dcCorner -library_set
[05/20 13:43:52    117s] <CMD> get_library_set $libSetName -si
[05/20 13:43:52    117s] <CMD> get_delay_corner $dcCorner -late_library_set
[05/20 13:43:52    117s] <CMD> get_delay_corner $dcCorner -early_library_set
[05/20 13:43:52    117s] Start AAE Lib Loading. (MEM=2979.4)
[05/20 13:43:52    117s] End AAE Lib Loading. (MEM=3017.55 CPU=0:00:00.0 Real=0:00:00.0)
[05/20 13:43:52    117s] End AAE Lib Interpolated Model. (MEM=3017.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:43:53    124s] Total number of fetched objects 26941
[05/20 13:43:53    124s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[05/20 13:43:53    124s] End delay calculation. (MEM=4383.99 CPU=0:00:06.3 REAL=0:00:00.0)
[05/20 13:43:54    125s] End delay calculation (fullDC). (MEM=4383.99 CPU=0:00:07.8 REAL=0:00:02.0)
[05/20 13:43:54    125s] *** CDM Built up (cpu=0:00:07.9  real=0:00:02.0  mem= 4384.0M) ***
[05/20 13:43:54    125s] <CMD> reset_path_group -name reg2out_tmp.783287
[05/20 13:43:54    125s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/20 13:43:54    125s] <CMD> reset_path_group -name in2reg_tmp.783287
[05/20 13:43:54    125s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/20 13:43:54    125s] <CMD> reset_path_group -name in2out_tmp.783287
[05/20 13:43:54    125s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/20 13:43:54    125s] <CMD> reset_path_group -name reg2reg_tmp.783287
[05/20 13:43:54    125s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/20 13:43:54    125s] **INFO: Disable pre-place timing setting for timing analysis
[05/20 13:43:54    125s] <CMD> setDelayCalMode -ignoreNetLoad false
[05/20 13:43:54    125s] Set Using Default Delay Limit as 1000.
[05/20 13:43:54    125s] <CMD> set delaycal_use_default_delay_limit 1000
[05/20 13:43:54    125s] Set Default Net Delay as 1000 ps.
[05/20 13:43:54    125s] <CMD> set delaycal_default_net_delay 1000ps
[05/20 13:43:54    125s] Set Default Input Pin Transition as 0.1 ps.
[05/20 13:43:54    125s] <CMD> set delaycal_input_transition_delay 0ps
[05/20 13:43:54    125s] Set Default Net Load as 0.5 pF. 
[05/20 13:43:54    125s] <CMD> set delaycal_default_net_load 0.5pf
[05/20 13:43:54    125s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/20 13:43:54    125s] <CMD> all_setup_analysis_views
[05/20 13:43:54    125s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[05/20 13:43:54    125s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:43:54    125s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/20 13:43:54    125s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/20 13:43:54    125s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[05/20 13:43:54    125s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[05/20 13:43:54    125s] <CMD> getPlaceMode -quiet -expSkipGP
[05/20 13:43:54    125s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:4230.5M, EPOCH TIME: 1747763034.859698
[05/20 13:43:54    125s] Deleted 0 physical inst  (cell - / prefix -).
[05/20 13:43:54    125s] Did not delete 4346 physical insts as they were marked preplaced.
[05/20 13:43:54    125s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.001, MEM:4230.5M, EPOCH TIME: 1747763034.860717
[05/20 13:43:54    125s] INFO: #ExclusiveGroups=0
[05/20 13:43:54    125s] INFO: There are no Exclusive Groups.
[05/20 13:43:54    125s] *** Starting "NanoPlace(TM) placement v#2 (mem=4230.5M)" ...
[05/20 13:43:54    125s] <CMD> setDelayCalMode -engine feDc
[05/20 13:43:54    125s] Wait...
[05/20 13:43:56    127s] *** Build Buffered Sizing Timing Model
[05/20 13:43:56    127s] (cpu=0:00:01.7 mem=4422.5M) ***
[05/20 13:43:56    127s] *** Build Virtual Sizing Timing Model
[05/20 13:43:56    127s] (cpu=0:00:02.0 mem=4422.5M) ***
[05/20 13:43:56    127s] No user-set net weight.
[05/20 13:43:56    127s] Net fanout histogram:
[05/20 13:43:56    127s] 2		: 17257 (64.1%) nets
[05/20 13:43:56    127s] 3		: 5343 (19.8%) nets
[05/20 13:43:56    127s] 4     -	14	: 3907 (14.5%) nets
[05/20 13:43:56    127s] 15    -	39	: 425 (1.6%) nets
[05/20 13:43:56    127s] 40    -	79	: 7 (0.0%) nets
[05/20 13:43:56    127s] 80    -	159	: 0 (0.0%) nets
[05/20 13:43:56    127s] 160   -	319	: 0 (0.0%) nets
[05/20 13:43:56    127s] 320   -	639	: 1 (0.0%) nets
[05/20 13:43:56    127s] 640   -	1279	: 1 (0.0%) nets
[05/20 13:43:56    127s] 1280  -	2559	: 0 (0.0%) nets
[05/20 13:43:56    127s] 2560  -	5119	: 0 (0.0%) nets
[05/20 13:43:56    127s] 5120+		: 0 (0.0%) nets
[05/20 13:43:56    127s] no activity file in design. spp won't run.
[05/20 13:43:56    127s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/20 13:43:56    127s] Scan chains were not defined.
[05/20 13:43:56    127s] Processing tracks to init pin-track alignment.
[05/20 13:43:56    127s] z: 1, totalTracks: 1
[05/20 13:43:56    127s] z: 3, totalTracks: 1
[05/20 13:43:56    127s] z: 5, totalTracks: 1
[05/20 13:43:56    127s] z: 7, totalTracks: 1
[05/20 13:43:56    127s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:43:56    127s] All LLGs are deleted
[05/20 13:43:56    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:56    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:56    127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4422.5M, EPOCH TIME: 1747763036.905900
[05/20 13:43:56    127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4422.5M, EPOCH TIME: 1747763036.906110
[05/20 13:43:56    127s] # Building snn_fixed_16_2_4_4_2 llgBox search-tree.
[05/20 13:43:56    127s] #std cell=25664 (4346 fixed + 21318 movable) #buf cell=0 #inv cell=1691 #block=0 (0 floating + 0 preplaced)
[05/20 13:43:56    127s] #ioInst=0 #net=26941 #term=83797 #term/net=3.11, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=6
[05/20 13:43:56    127s] stdCell: 25664 single + 0 double + 0 multi
[05/20 13:43:56    127s] Total standard cell length = 86.7139 (mm), area = 0.2888 (mm^2)
[05/20 13:43:56    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4422.5M, EPOCH TIME: 1747763036.912834
[05/20 13:43:56    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:56    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:43:56    127s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4422.5M, EPOCH TIME: 1747763036.913303
[05/20 13:43:56    127s] Max number of tech site patterns supported in site array is 256.
[05/20 13:43:56    127s] Core basic site is unit
[05/20 13:43:56    127s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4422.5M, EPOCH TIME: 1747763036.927645
[05/20 13:43:56    128s] After signature check, allow fast init is true, keep pre-filter is true.
[05/20 13:43:56    128s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/20 13:43:56    128s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.028, REAL:0.021, MEM:3581.5M, EPOCH TIME: 1747763036.949009
[05/20 13:43:56    128s] SiteArray: non-trimmed site array dimensions = 210 x 2099
[05/20 13:43:56    128s] SiteArray: use 2,420,736 bytes
[05/20 13:43:56    128s] SiteArray: current memory after site array memory allocation 3583.8M
[05/20 13:43:56    128s] SiteArray: FP blocked sites are writable
[05/20 13:43:56    128s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:43:56    128s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3583.8M, EPOCH TIME: 1747763036.953643
[05/20 13:43:56    128s] Process 633 wires and vias for routing blockage analysis
[05/20 13:43:56    128s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.024, REAL:0.019, MEM:3583.8M, EPOCH TIME: 1747763036.972201
[05/20 13:43:56    128s] SiteArray: number of non floorplan blocked sites for llg default is 440790
[05/20 13:43:56    128s] Atter site array init, number of instance map data is 0.
[05/20 13:43:56    128s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.153, REAL:0.068, MEM:3583.8M, EPOCH TIME: 1747763036.981592
[05/20 13:43:56    128s] 
[05/20 13:43:56    128s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:43:56    128s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:43:56    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.164, REAL:0.079, MEM:3583.8M, EPOCH TIME: 1747763036.992205
[05/20 13:43:56    128s] 
[05/20 13:43:56    128s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:43:56    128s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:43:57    128s] Average module density = 0.404.
[05/20 13:43:57    128s] Density for the design = 0.404.
[05/20 13:43:57    128s]        = stdcell_area 176308 sites (281811 um^2) / alloc_area 436444 sites (697612 um^2).
[05/20 13:43:57    128s] Pin Density = 0.1901.
[05/20 13:43:57    128s]             = total # of pins 83797 / total area 440790.
[05/20 13:43:57    128s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:3583.8M, EPOCH TIME: 1747763037.000678
[05/20 13:43:57    128s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.003, REAL:0.003, MEM:3583.8M, EPOCH TIME: 1747763037.003791
[05/20 13:43:57    128s] OPERPROF: Starting pre-place ADS at level 1, MEM:3583.8M, EPOCH TIME: 1747763037.005319
[05/20 13:43:57    128s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3583.8M, EPOCH TIME: 1747763037.015676
[05/20 13:43:57    128s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3583.8M, EPOCH TIME: 1747763037.015832
[05/20 13:43:57    128s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3583.8M, EPOCH TIME: 1747763037.015991
[05/20 13:43:57    128s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3583.8M, EPOCH TIME: 1747763037.016068
[05/20 13:43:57    128s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3583.8M, EPOCH TIME: 1747763037.016138
[05/20 13:43:57    128s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:3583.8M, EPOCH TIME: 1747763037.016846
[05/20 13:43:57    128s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3583.8M, EPOCH TIME: 1747763037.016930
[05/20 13:43:57    128s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3583.8M, EPOCH TIME: 1747763037.017041
[05/20 13:43:57    128s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:3583.8M, EPOCH TIME: 1747763037.017112
[05/20 13:43:57    128s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.002, REAL:0.002, MEM:3583.8M, EPOCH TIME: 1747763037.017464
[05/20 13:43:57    128s] ADSU 0.404 -> 0.404. site 436444.000 -> 436444.000. GS 26.640
[05/20 13:43:57    128s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.029, REAL:0.027, MEM:3583.8M, EPOCH TIME: 1747763037.032231
[05/20 13:43:57    128s] OPERPROF: Starting spMPad at level 1, MEM:3583.8M, EPOCH TIME: 1747763037.032525
[05/20 13:43:57    128s] OPERPROF:   Starting spContextMPad at level 2, MEM:3583.8M, EPOCH TIME: 1747763037.033602
[05/20 13:43:57    128s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:3583.8M, EPOCH TIME: 1747763037.033689
[05/20 13:43:57    128s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:3583.8M, EPOCH TIME: 1747763037.033762
[05/20 13:43:57    128s] Initial padding reaches pin density 0.363 for top
[05/20 13:43:57    128s] InitPadU 0.404 -> 0.700 for top
[05/20 13:43:57    128s] Enabling multi-CPU acceleration with 24 CPU(s) for placement
[05/20 13:43:57    128s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:3583.8M, EPOCH TIME: 1747763037.071856
[05/20 13:43:57    128s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.004, REAL:0.004, MEM:3583.8M, EPOCH TIME: 1747763037.075972
[05/20 13:43:57    128s] === lastAutoLevel = 9 
[05/20 13:43:57    128s] OPERPROF: Starting spInitNetWt at level 1, MEM:3583.8M, EPOCH TIME: 1747763037.081750
[05/20 13:43:57    128s] no activity file in design. spp won't run.
[05/20 13:43:57    128s] [spp] 0
[05/20 13:43:57    128s] [adp] 0:1:1:3
[05/20 13:44:00    135s] OPERPROF: Finished spInitNetWt at level 1, CPU:6.989, REAL:3.391, MEM:3953.2M, EPOCH TIME: 1747763040.472379
[05/20 13:44:00    135s] Clock gating cells determined by native netlist tracing.
[05/20 13:44:00    135s] no activity file in design. spp won't run.
[05/20 13:44:00    135s] no activity file in design. spp won't run.
[05/20 13:44:00    135s] <CMD> createBasicPathGroups -quiet
[05/20 13:44:00    135s] Effort level <high> specified for reg2reg path_group
[05/20 13:44:01    139s] OPERPROF: Starting npMain at level 1, MEM:4069.8M, EPOCH TIME: 1747763041.043022
[05/20 13:44:02    139s] OPERPROF:   Starting npPlace at level 2, MEM:4667.9M, EPOCH TIME: 1747763042.102126
[05/20 13:44:02    139s] Iteration  1: Total net bbox = 1.308e-08 (7.01e-09 6.07e-09)
[05/20 13:44:02    139s]               Est.  stn bbox = 1.387e-08 (7.42e-09 6.45e-09)
[05/20 13:44:02    139s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4319.9M
[05/20 13:44:02    139s] Iteration  2: Total net bbox = 1.308e-08 (7.01e-09 6.07e-09)
[05/20 13:44:02    139s]               Est.  stn bbox = 1.387e-08 (7.42e-09 6.45e-09)
[05/20 13:44:02    139s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4319.9M
[05/20 13:44:02    139s] exp_mt_sequential is set from setPlaceMode option to 1
[05/20 13:44:02    139s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=24)
[05/20 13:44:02    139s] place_exp_mt_interval set to default 32
[05/20 13:44:02    139s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/20 13:44:02    141s] Iteration  3: Total net bbox = 1.804e+03 (1.06e+03 7.43e+02)
[05/20 13:44:02    141s]               Est.  stn bbox = 2.093e+03 (1.23e+03 8.60e+02)
[05/20 13:44:02    141s]               cpu = 0:00:01.4 real = 0:00:00.0 mem = 5091.1M
[05/20 13:44:02    141s] Total number of setup views is 1.
[05/20 13:44:02    141s] Total number of active setup views is 1.
[05/20 13:44:02    141s] Active setup views:
[05/20 13:44:02    141s]     Default
[05/20 13:44:03    146s] Iteration  4: Total net bbox = 7.259e+04 (3.81e+04 3.44e+04)
[05/20 13:44:03    146s]               Est.  stn bbox = 9.414e+04 (5.10e+04 4.31e+04)
[05/20 13:44:03    146s]               cpu = 0:00:05.7 real = 0:00:01.0 mem = 5091.1M
[05/20 13:44:03    152s] Iteration  5: Total net bbox = 1.218e+05 (6.47e+04 5.71e+04)
[05/20 13:44:03    152s]               Est.  stn bbox = 1.500e+05 (8.09e+04 6.90e+04)
[05/20 13:44:03    152s]               cpu = 0:00:05.7 real = 0:00:00.0 mem = 5091.1M
[05/20 13:44:03    152s] OPERPROF:   Finished npPlace at level 2, CPU:12.832, REAL:1.622, MEM:4739.1M, EPOCH TIME: 1747763043.723832
[05/20 13:44:03    152s] OPERPROF: Finished npMain at level 1, CPU:12.992, REAL:2.707, MEM:4739.1M, EPOCH TIME: 1747763043.750488
[05/20 13:44:03    152s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:4739.1M, EPOCH TIME: 1747763043.759206
[05/20 13:44:03    152s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/20 13:44:03    152s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.005, MEM:4739.1M, EPOCH TIME: 1747763043.764508
[05/20 13:44:03    152s] OPERPROF: Starting npMain at level 1, MEM:4739.1M, EPOCH TIME: 1747763043.766819
[05/20 13:44:03    152s] OPERPROF:   Starting npPlace at level 2, MEM:5091.1M, EPOCH TIME: 1747763043.831211
[05/20 13:44:04    162s] Iteration  6: Total net bbox = 2.738e+05 (1.15e+05 1.59e+05)
[05/20 13:44:04    162s]               Est.  stn bbox = 3.329e+05 (1.41e+05 1.92e+05)
[05/20 13:44:04    162s]               cpu = 0:00:09.8 real = 0:00:01.0 mem = 5481.3M
[05/20 13:44:04    162s] OPERPROF:   Finished npPlace at level 2, CPU:9.960, REAL:1.097, MEM:5129.3M, EPOCH TIME: 1747763044.928486
[05/20 13:44:04    162s] OPERPROF: Finished npMain at level 1, CPU:10.214, REAL:1.192, MEM:4745.3M, EPOCH TIME: 1747763044.958396
[05/20 13:44:04    162s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:4745.3M, EPOCH TIME: 1747763044.960044
[05/20 13:44:04    162s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/20 13:44:04    162s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:4745.3M, EPOCH TIME: 1747763044.961895
[05/20 13:44:04    162s] OPERPROF: Starting npCallHUMEst at level 1, MEM:4745.3M, EPOCH TIME: 1747763044.962306
[05/20 13:44:04    162s] Starting Early Global Route rough congestion estimation: mem = 4745.3M
[05/20 13:44:04    162s] <CMD> psp::embedded_egr_init_
[05/20 13:44:04    162s] (I)      ======================== Layers ========================
[05/20 13:44:04    162s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:04    162s] (I)      | DB# | ID |         Name |      Type | #Masks | Extra |
[05/20 13:44:04    162s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:04    162s] (I)      |  33 |  0 |        licon |       cut |      1 |       |
[05/20 13:44:04    162s] (I)      |   1 |  1 |           li |      wire |      1 |       |
[05/20 13:44:04    162s] (I)      |  34 |  1 |         mcon |       cut |      1 |       |
[05/20 13:44:04    162s] (I)      |   2 |  2 |         met1 |      wire |      1 |       |
[05/20 13:44:04    162s] (I)      |  35 |  2 |         via1 |       cut |      1 |       |
[05/20 13:44:04    162s] (I)      |   3 |  3 |         met2 |      wire |      1 |       |
[05/20 13:44:04    162s] (I)      |  36 |  3 |         via2 |       cut |      1 |       |
[05/20 13:44:04    162s] (I)      |   4 |  4 |         met3 |      wire |      1 |       |
[05/20 13:44:04    162s] (I)      |  37 |  4 |         via3 |       cut |      1 |       |
[05/20 13:44:04    162s] (I)      |   5 |  5 |         met4 |      wire |      1 |       |
[05/20 13:44:04    162s] (I)      |  38 |  5 |         via4 |       cut |      1 |       |
[05/20 13:44:04    162s] (I)      |   6 |  6 |         met5 |      wire |      1 |       |
[05/20 13:44:04    162s] (I)      |  39 |  6 |       rdlcon |       cut |      1 |       |
[05/20 13:44:04    162s] (I)      |   7 |  7 |          rdl |      wire |      1 |       |
[05/20 13:44:04    162s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:04    162s] (I)      |  64 | 64 | OverlapCheck |   overlap |        |       |
[05/20 13:44:04    162s] (I)      |  65 | 65 |        pwell |     other |        |    MS |
[05/20 13:44:04    162s] (I)      |  66 | 66 |        nwell |     other |        |    MS |
[05/20 13:44:04    162s] (I)      |  67 | 67 |       dnwell |     other |        |    MS |
[05/20 13:44:04    162s] (I)      |  68 | 68 |         diff | diffusion |        |    MS |
[05/20 13:44:04    162s] (I)      |  69 | 69 |         nsdm |   implant |        |       |
[05/20 13:44:04    162s] (I)      |  70 | 70 |         psdm |   implant |        |       |
[05/20 13:44:04    162s] (I)      |   0 |  0 |         poly |     other |        |    MS |
[05/20 13:44:04    162s] (I)      |  71 | 71 |          npc |     other |        |    MS |
[05/20 13:44:04    162s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:04    162s] (I)      Started Import and model ( Curr Mem: 4745.30 MB )
[05/20 13:44:04    162s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:44:05    162s] (I)      == Non-default Options ==
[05/20 13:44:05    162s] (I)      Print mode                                         : 2
[05/20 13:44:05    162s] (I)      Stop if highly congested                           : false
[05/20 13:44:05    162s] (I)      Maximum routing layer                              : 7
[05/20 13:44:05    162s] (I)      Assign partition pins                              : false
[05/20 13:44:05    162s] (I)      Support large GCell                                : true
[05/20 13:44:05    162s] (I)      Number of threads                                  : 24
[05/20 13:44:05    162s] (I)      Number of rows per GCell                           : 16
[05/20 13:44:05    162s] (I)      Max num rows per GCell                             : 32
[05/20 13:44:05    162s] (I)      Method to set GCell size                           : row
[05/20 13:44:05    162s] (I)      Counted 1705 PG shapes. We will not process PG shapes layer by layer.
[05/20 13:44:05    162s] (I)      Use row-based GCell size
[05/20 13:44:05    162s] (I)      Use row-based GCell align
[05/20 13:44:05    162s] (I)      layer 0 area = 28899
[05/20 13:44:05    162s] (I)      layer 1 area = 83000
[05/20 13:44:05    162s] (I)      layer 2 area = 67600
[05/20 13:44:05    162s] (I)      layer 3 area = 240000
[05/20 13:44:05    162s] (I)      layer 4 area = 240000
[05/20 13:44:05    162s] (I)      layer 5 area = 2560000
[05/20 13:44:05    162s] (I)      layer 6 area = 100000000
[05/20 13:44:05    162s] (I)      GCell unit size   : 3330
[05/20 13:44:05    162s] (I)      GCell multiplier  : 16
[05/20 13:44:05    162s] (I)      GCell row height  : 3330
[05/20 13:44:05    162s] (I)      Actual row height : 3330
[05/20 13:44:05    162s] (I)      GCell align ref   : 4080 4080
[05/20 13:44:05    162s] [NR-eGR] Track table information for default rule: 
[05/20 13:44:05    162s] [NR-eGR] li has single uniform track structure
[05/20 13:44:05    162s] [NR-eGR] met1 has single uniform track structure
[05/20 13:44:05    162s] [NR-eGR] met2 has single uniform track structure
[05/20 13:44:05    162s] [NR-eGR] met3 has single uniform track structure
[05/20 13:44:05    162s] [NR-eGR] met4 has single uniform track structure
[05/20 13:44:05    162s] [NR-eGR] met5 has single uniform track structure
[05/20 13:44:05    162s] [NR-eGR] rdl has single uniform track structure
[05/20 13:44:05    162s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[05/20 13:44:05    162s] [NR-eGR] No double-cut via on layer 6
[05/20 13:44:05    162s] (I)      ============== Default via ===============
[05/20 13:44:05    162s] (I)      +---+------------------+-----------------+
[05/20 13:44:05    162s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/20 13:44:05    162s] (I)      +---+------------------+-----------------+
[05/20 13:44:05    162s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[05/20 13:44:05    162s] (I)      | 2 |    6  M1M2_PR    |    6  M1M2_PR   |
[05/20 13:44:05    162s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[05/20 13:44:05    162s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[05/20 13:44:05    162s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[05/20 13:44:05    162s] (I)      | 6 |                  |                 |
[05/20 13:44:05    162s] (I)      +---+------------------+-----------------+
[05/20 13:44:05    162s] [NR-eGR] Read 1502 PG shapes
[05/20 13:44:05    162s] [NR-eGR] Read 0 clock shapes
[05/20 13:44:05    162s] [NR-eGR] Read 0 other shapes
[05/20 13:44:05    162s] [NR-eGR] #Routing Blockages  : 0
[05/20 13:44:05    162s] [NR-eGR] #Instance Blockages : 73068
[05/20 13:44:05    162s] [NR-eGR] #PG Blockages       : 1502
[05/20 13:44:05    162s] [NR-eGR] #Halo Blockages     : 0
[05/20 13:44:05    162s] [NR-eGR] #Boundary Blockages : 0
[05/20 13:44:05    162s] [NR-eGR] #Clock Blockages    : 0
[05/20 13:44:05    162s] [NR-eGR] #Other Blockages    : 0
[05/20 13:44:05    162s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/20 13:44:05    162s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/20 13:44:05    162s] [NR-eGR] Read 26941 nets ( ignored 0 )
[05/20 13:44:05    162s] (I)      early_global_route_priority property id does not exist.
[05/20 13:44:05    162s] (I)      Read Num Blocks=74570  Num Prerouted Wires=0  Num CS=0
[05/20 13:44:05    162s] (I)      Layer 1 (H) : #blockages 74136 : #preroutes 0
[05/20 13:44:05    162s] (I)      Layer 2 (V) : #blockages 434 : #preroutes 0
[05/20 13:44:05    162s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:05    162s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:05    162s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:05    162s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:05    162s] (I)      Number of ignored nets                =      0
[05/20 13:44:05    162s] (I)      Number of connected nets              =      0
[05/20 13:44:05    162s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/20 13:44:05    162s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/20 13:44:05    162s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/20 13:44:05    162s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/20 13:44:05    162s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/20 13:44:05    162s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/20 13:44:05    162s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/20 13:44:05    162s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/20 13:44:05    162s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/20 13:44:05    162s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/20 13:44:05    162s] (I)      Ndr track 0 does not exist
[05/20 13:44:05    162s] (I)      ---------------------Grid Graph Info--------------------
[05/20 13:44:05    162s] (I)      Routing area        : (0, 0) - (1015920, 707540)
[05/20 13:44:05    162s] (I)      Core area           : (4080, 4080) - (1011840, 703380)
[05/20 13:44:05    162s] (I)      Site width          :   480  (dbu)
[05/20 13:44:05    162s] (I)      Row height          :  3330  (dbu)
[05/20 13:44:05    162s] (I)      GCell row height    :  3330  (dbu)
[05/20 13:44:05    162s] (I)      GCell width         : 53280  (dbu)
[05/20 13:44:05    162s] (I)      GCell height        : 53280  (dbu)
[05/20 13:44:05    162s] (I)      Grid                :    20    14     7
[05/20 13:44:05    162s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[05/20 13:44:05    162s] (I)      Vertical capacity   :     0     0 53280     0 53280     0 53280
[05/20 13:44:05    162s] (I)      Horizontal capacity :     0 53280     0 53280     0 53280     0
[05/20 13:44:05    162s] (I)      Default wire width  :   170   140   140   300   300  1600 10000
[05/20 13:44:05    162s] (I)      Default wire space  :   170   140   140   300   300  1600 10000
[05/20 13:44:05    162s] (I)      Default wire pitch  :   340   280   280   600   600  3200 20000
[05/20 13:44:05    162s] (I)      Default pitch size  :   340   340   340   610   680  3660 20000
[05/20 13:44:05    162s] (I)      First track coord   :   170   170   170   590   850  4250 14080
[05/20 13:44:05    162s] (I)      Num tracks per GCell: 156.71 156.71 156.71 87.34 78.35 14.56  2.66
[05/20 13:44:05    162s] (I)      Total num of tracks :  2988  2081  2988  1159  1493   192    50
[05/20 13:44:05    162s] (I)      Num of masks        :     1     1     1     1     1     1     1
[05/20 13:44:05    162s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[05/20 13:44:05    162s] (I)      --------------------------------------------------------
[05/20 13:44:05    162s] 
[05/20 13:44:05    162s] [NR-eGR] ============ Routing rule table ============
[05/20 13:44:05    162s] [NR-eGR] Rule id: 0  Nets: 26941
[05/20 13:44:05    162s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/20 13:44:05    162s] (I)                    Layer    2    3    4    5     6      7 
[05/20 13:44:05    162s] (I)                    Pitch  340  340  610  680  3660  20000 
[05/20 13:44:05    162s] (I)             #Used tracks    1    1    1    1     1      1 
[05/20 13:44:05    162s] (I)       #Fully used tracks    1    1    1    1     1      1 
[05/20 13:44:05    162s] [NR-eGR] ========================================
[05/20 13:44:05    162s] [NR-eGR] 
[05/20 13:44:05    162s] (I)      =============== Blocked Tracks ===============
[05/20 13:44:05    162s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:05    162s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/20 13:44:05    162s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:05    162s] (I)      |     1 |       0 |        0 |         0.00% |
[05/20 13:44:05    162s] (I)      |     2 |   41620 |    22777 |        54.73% |
[05/20 13:44:05    162s] (I)      |     3 |   41832 |      140 |         0.33% |
[05/20 13:44:05    162s] (I)      |     4 |   23180 |        0 |         0.00% |
[05/20 13:44:05    162s] (I)      |     5 |   20902 |        0 |         0.00% |
[05/20 13:44:05    162s] (I)      |     6 |    3840 |        0 |         0.00% |
[05/20 13:44:05    162s] (I)      |     7 |     700 |        0 |         0.00% |
[05/20 13:44:05    162s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:05    162s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 4745.30 MB )
[05/20 13:44:05    162s] (I)      Reset routing kernel
[05/20 13:44:05    162s] (I)      numLocalWires=101394  numGlobalNetBranches=15460  numLocalNetBranches=35753
[05/20 13:44:05    162s] (I)      totalPins=83791  totalGlobalPin=10583 (12.63%)
[05/20 13:44:05    162s] (I)      total 2D Cap : 119937 = (56637 H, 63300 V)
[05/20 13:44:05    162s] (I)      
[05/20 13:44:05    162s] (I)      ============  Phase 1a Route ============
[05/20 13:44:05    162s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/20 13:44:05    162s] (I)      Usage: 5910 = (2804 H, 3106 V) = (4.95% H, 4.91% V) = (1.494e+05um H, 1.655e+05um V)
[05/20 13:44:05    162s] (I)      
[05/20 13:44:05    162s] (I)      ============  Phase 1b Route ============
[05/20 13:44:05    162s] (I)      Usage: 5910 = (2804 H, 3106 V) = (4.95% H, 4.91% V) = (1.494e+05um H, 1.655e+05um V)
[05/20 13:44:05    162s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/20 13:44:05    162s] 
[05/20 13:44:05    162s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/20 13:44:05    162s] <CMD> psp::embedded_egr_term_
[05/20 13:44:05    162s] Finished Early Global Route rough congestion estimation: mem = 4745.3M
[05/20 13:44:05    162s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.185, REAL:0.180, MEM:4745.3M, EPOCH TIME: 1747763045.142379
[05/20 13:44:05    162s] earlyGlobalRoute rough estimation gcell size 16 row height
[05/20 13:44:05    162s] OPERPROF: Starting CDPad at level 1, MEM:4745.3M, EPOCH TIME: 1747763045.142935
[05/20 13:44:05    162s] CDPadU 0.700 -> 0.698. R=0.404, N=21318, GS=53.280
[05/20 13:44:05    162s] OPERPROF: Finished CDPad at level 1, CPU:0.143, REAL:0.055, MEM:4745.3M, EPOCH TIME: 1747763045.197760
[05/20 13:44:05    162s] OPERPROF: Starting npMain at level 1, MEM:4745.3M, EPOCH TIME: 1747763045.200376
[05/20 13:44:05    163s] OPERPROF:   Starting npPlace at level 2, MEM:5097.3M, EPOCH TIME: 1747763045.264050
[05/20 13:44:05    163s] OPERPROF:   Finished npPlace at level 2, CPU:0.156, REAL:0.058, MEM:5128.5M, EPOCH TIME: 1747763045.321657
[05/20 13:44:05    163s] OPERPROF: Finished npMain at level 1, CPU:0.410, REAL:0.153, MEM:4776.5M, EPOCH TIME: 1747763045.353607
[05/20 13:44:05    163s] Global placement CDP skipped at cutLevel 7.
[05/20 13:44:05    163s] Iteration  7: Total net bbox = 3.181e+05 (1.51e+05 1.67e+05)
[05/20 13:44:05    163s]               Est.  stn bbox = 3.805e+05 (1.78e+05 2.02e+05)
[05/20 13:44:05    163s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 4776.5M
[05/20 13:44:09    170s] 
[05/20 13:44:09    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/20 13:44:09    170s] TLC MultiMap info (StdDelay):
[05/20 13:44:09    170s]   : Delay + libSTD + 1 + no RcCorner := 31.4ps
[05/20 13:44:09    170s]   : Delay + libSTD + 1 + rc := 35.3ps
[05/20 13:44:09    170s]  Setting StdDelay to: 35.3ps
[05/20 13:44:09    170s] 
[05/20 13:44:09    170s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/20 13:44:09    170s] nrCritNet: 0.00% ( 0 / 26941 ) cutoffSlk: 214748364.7ps stdDelay: 35.3ps
[05/20 13:44:12    178s] nrCritNet: 0.00% ( 0 / 26941 ) cutoffSlk: 214748364.7ps stdDelay: 35.3ps
[05/20 13:44:12    178s] Iteration  8: Total net bbox = 3.181e+05 (1.51e+05 1.67e+05)
[05/20 13:44:12    178s]               Est.  stn bbox = 3.805e+05 (1.78e+05 2.02e+05)
[05/20 13:44:12    178s]               cpu = 0:00:14.8 real = 0:00:07.0 mem = 4744.5M
[05/20 13:44:12    178s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:4744.5M, EPOCH TIME: 1747763052.706939
[05/20 13:44:12    178s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/20 13:44:12    178s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:4744.5M, EPOCH TIME: 1747763052.709784
[05/20 13:44:12    178s] OPERPROF: Starting npMain at level 1, MEM:4744.5M, EPOCH TIME: 1747763052.711837
[05/20 13:44:12    178s] OPERPROF:   Starting npPlace at level 2, MEM:5128.5M, EPOCH TIME: 1747763052.802070
[05/20 13:44:14    193s] OPERPROF:   Finished npPlace at level 2, CPU:15.110, REAL:1.627, MEM:5160.5M, EPOCH TIME: 1747763054.428836
[05/20 13:44:14    193s] OPERPROF: Finished npMain at level 1, CPU:15.451, REAL:1.751, MEM:4776.5M, EPOCH TIME: 1747763054.462817
[05/20 13:44:14    193s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:4776.5M, EPOCH TIME: 1747763054.464512
[05/20 13:44:14    193s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/20 13:44:14    193s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:4776.5M, EPOCH TIME: 1747763054.466280
[05/20 13:44:14    193s] OPERPROF: Starting npCallHUMEst at level 1, MEM:4776.5M, EPOCH TIME: 1747763054.466690
[05/20 13:44:14    193s] Starting Early Global Route rough congestion estimation: mem = 4776.5M
[05/20 13:44:14    193s] <CMD> psp::embedded_egr_init_
[05/20 13:44:14    193s] (I)      ======================== Layers ========================
[05/20 13:44:14    193s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:14    193s] (I)      | DB# | ID |         Name |      Type | #Masks | Extra |
[05/20 13:44:14    193s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:14    193s] (I)      |  33 |  0 |        licon |       cut |      1 |       |
[05/20 13:44:14    193s] (I)      |   1 |  1 |           li |      wire |      1 |       |
[05/20 13:44:14    193s] (I)      |  34 |  1 |         mcon |       cut |      1 |       |
[05/20 13:44:14    193s] (I)      |   2 |  2 |         met1 |      wire |      1 |       |
[05/20 13:44:14    193s] (I)      |  35 |  2 |         via1 |       cut |      1 |       |
[05/20 13:44:14    193s] (I)      |   3 |  3 |         met2 |      wire |      1 |       |
[05/20 13:44:14    193s] (I)      |  36 |  3 |         via2 |       cut |      1 |       |
[05/20 13:44:14    193s] (I)      |   4 |  4 |         met3 |      wire |      1 |       |
[05/20 13:44:14    193s] (I)      |  37 |  4 |         via3 |       cut |      1 |       |
[05/20 13:44:14    193s] (I)      |   5 |  5 |         met4 |      wire |      1 |       |
[05/20 13:44:14    193s] (I)      |  38 |  5 |         via4 |       cut |      1 |       |
[05/20 13:44:14    193s] (I)      |   6 |  6 |         met5 |      wire |      1 |       |
[05/20 13:44:14    193s] (I)      |  39 |  6 |       rdlcon |       cut |      1 |       |
[05/20 13:44:14    193s] (I)      |   7 |  7 |          rdl |      wire |      1 |       |
[05/20 13:44:14    193s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:14    193s] (I)      |  64 | 64 | OverlapCheck |   overlap |        |       |
[05/20 13:44:14    193s] (I)      |  65 | 65 |        pwell |     other |        |    MS |
[05/20 13:44:14    193s] (I)      |  66 | 66 |        nwell |     other |        |    MS |
[05/20 13:44:14    193s] (I)      |  67 | 67 |       dnwell |     other |        |    MS |
[05/20 13:44:14    193s] (I)      |  68 | 68 |         diff | diffusion |        |    MS |
[05/20 13:44:14    193s] (I)      |  69 | 69 |         nsdm |   implant |        |       |
[05/20 13:44:14    193s] (I)      |  70 | 70 |         psdm |   implant |        |       |
[05/20 13:44:14    193s] (I)      |   0 |  0 |         poly |     other |        |    MS |
[05/20 13:44:14    193s] (I)      |  71 | 71 |          npc |     other |        |    MS |
[05/20 13:44:14    193s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:14    193s] (I)      Started Import and model ( Curr Mem: 4776.54 MB )
[05/20 13:44:14    193s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:44:14    193s] (I)      == Non-default Options ==
[05/20 13:44:14    193s] (I)      Print mode                                         : 2
[05/20 13:44:14    193s] (I)      Stop if highly congested                           : false
[05/20 13:44:14    193s] (I)      Maximum routing layer                              : 7
[05/20 13:44:14    193s] (I)      Assign partition pins                              : false
[05/20 13:44:14    193s] (I)      Support large GCell                                : true
[05/20 13:44:14    193s] (I)      Number of threads                                  : 24
[05/20 13:44:14    193s] (I)      Number of rows per GCell                           : 8
[05/20 13:44:14    193s] (I)      Max num rows per GCell                             : 32
[05/20 13:44:14    193s] (I)      Method to set GCell size                           : row
[05/20 13:44:14    193s] (I)      Counted 1705 PG shapes. We will not process PG shapes layer by layer.
[05/20 13:44:14    193s] (I)      Use row-based GCell size
[05/20 13:44:14    193s] (I)      Use row-based GCell align
[05/20 13:44:14    193s] (I)      layer 0 area = 28899
[05/20 13:44:14    193s] (I)      layer 1 area = 83000
[05/20 13:44:14    193s] (I)      layer 2 area = 67600
[05/20 13:44:14    193s] (I)      layer 3 area = 240000
[05/20 13:44:14    193s] (I)      layer 4 area = 240000
[05/20 13:44:14    193s] (I)      layer 5 area = 2560000
[05/20 13:44:14    193s] (I)      layer 6 area = 100000000
[05/20 13:44:14    193s] (I)      GCell unit size   : 3330
[05/20 13:44:14    193s] (I)      GCell multiplier  : 8
[05/20 13:44:14    193s] (I)      GCell row height  : 3330
[05/20 13:44:14    193s] (I)      Actual row height : 3330
[05/20 13:44:14    193s] (I)      GCell align ref   : 4080 4080
[05/20 13:44:14    193s] [NR-eGR] Track table information for default rule: 
[05/20 13:44:14    193s] [NR-eGR] li has single uniform track structure
[05/20 13:44:14    193s] [NR-eGR] met1 has single uniform track structure
[05/20 13:44:14    193s] [NR-eGR] met2 has single uniform track structure
[05/20 13:44:14    193s] [NR-eGR] met3 has single uniform track structure
[05/20 13:44:14    193s] [NR-eGR] met4 has single uniform track structure
[05/20 13:44:14    193s] [NR-eGR] met5 has single uniform track structure
[05/20 13:44:14    193s] [NR-eGR] rdl has single uniform track structure
[05/20 13:44:14    193s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[05/20 13:44:14    193s] [NR-eGR] No double-cut via on layer 6
[05/20 13:44:14    193s] (I)      ============== Default via ===============
[05/20 13:44:14    193s] (I)      +---+------------------+-----------------+
[05/20 13:44:14    193s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/20 13:44:14    193s] (I)      +---+------------------+-----------------+
[05/20 13:44:14    193s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[05/20 13:44:14    193s] (I)      | 2 |    6  M1M2_PR    |    6  M1M2_PR   |
[05/20 13:44:14    193s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[05/20 13:44:14    193s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[05/20 13:44:14    193s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[05/20 13:44:14    193s] (I)      | 6 |                  |                 |
[05/20 13:44:14    193s] (I)      +---+------------------+-----------------+
[05/20 13:44:14    193s] [NR-eGR] Read 1502 PG shapes
[05/20 13:44:14    193s] [NR-eGR] Read 0 clock shapes
[05/20 13:44:14    193s] [NR-eGR] Read 0 other shapes
[05/20 13:44:14    193s] [NR-eGR] #Routing Blockages  : 0
[05/20 13:44:14    193s] [NR-eGR] #Instance Blockages : 73068
[05/20 13:44:14    193s] [NR-eGR] #PG Blockages       : 1502
[05/20 13:44:14    193s] [NR-eGR] #Halo Blockages     : 0
[05/20 13:44:14    193s] [NR-eGR] #Boundary Blockages : 0
[05/20 13:44:14    193s] [NR-eGR] #Clock Blockages    : 0
[05/20 13:44:14    193s] [NR-eGR] #Other Blockages    : 0
[05/20 13:44:14    193s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/20 13:44:14    193s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/20 13:44:14    193s] [NR-eGR] Read 26941 nets ( ignored 0 )
[05/20 13:44:14    193s] (I)      early_global_route_priority property id does not exist.
[05/20 13:44:14    193s] (I)      Read Num Blocks=74570  Num Prerouted Wires=0  Num CS=0
[05/20 13:44:14    193s] (I)      Layer 1 (H) : #blockages 74136 : #preroutes 0
[05/20 13:44:14    193s] (I)      Layer 2 (V) : #blockages 434 : #preroutes 0
[05/20 13:44:14    193s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:14    193s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:14    193s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:14    193s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:14    193s] (I)      Number of ignored nets                =      0
[05/20 13:44:14    193s] (I)      Number of connected nets              =      0
[05/20 13:44:14    193s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/20 13:44:14    193s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/20 13:44:14    193s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/20 13:44:14    193s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/20 13:44:14    193s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/20 13:44:14    193s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/20 13:44:14    193s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/20 13:44:14    193s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/20 13:44:14    193s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/20 13:44:14    193s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/20 13:44:14    193s] (I)      Ndr track 0 does not exist
[05/20 13:44:14    193s] (I)      ---------------------Grid Graph Info--------------------
[05/20 13:44:14    193s] (I)      Routing area        : (0, 0) - (1015920, 707540)
[05/20 13:44:14    193s] (I)      Core area           : (4080, 4080) - (1011840, 703380)
[05/20 13:44:14    193s] (I)      Site width          :   480  (dbu)
[05/20 13:44:14    193s] (I)      Row height          :  3330  (dbu)
[05/20 13:44:14    193s] (I)      GCell row height    :  3330  (dbu)
[05/20 13:44:14    193s] (I)      GCell width         : 26640  (dbu)
[05/20 13:44:14    193s] (I)      GCell height        : 26640  (dbu)
[05/20 13:44:14    193s] (I)      Grid                :    39    27     7
[05/20 13:44:14    193s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[05/20 13:44:14    193s] (I)      Vertical capacity   :     0     0 26640     0 26640     0 26640
[05/20 13:44:14    193s] (I)      Horizontal capacity :     0 26640     0 26640     0 26640     0
[05/20 13:44:14    193s] (I)      Default wire width  :   170   140   140   300   300  1600 10000
[05/20 13:44:14    193s] (I)      Default wire space  :   170   140   140   300   300  1600 10000
[05/20 13:44:14    193s] (I)      Default wire pitch  :   340   280   280   600   600  3200 20000
[05/20 13:44:14    193s] (I)      Default pitch size  :   340   340   340   610   680  3660 20000
[05/20 13:44:14    193s] (I)      First track coord   :   170   170   170   590   850  4250 14080
[05/20 13:44:14    193s] (I)      Num tracks per GCell: 78.35 78.35 78.35 43.67 39.18  7.28  1.33
[05/20 13:44:14    193s] (I)      Total num of tracks :  2988  2081  2988  1159  1493   192    50
[05/20 13:44:14    193s] (I)      Num of masks        :     1     1     1     1     1     1     1
[05/20 13:44:14    193s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[05/20 13:44:14    193s] (I)      --------------------------------------------------------
[05/20 13:44:14    193s] 
[05/20 13:44:14    193s] [NR-eGR] ============ Routing rule table ============
[05/20 13:44:14    193s] [NR-eGR] Rule id: 0  Nets: 26941
[05/20 13:44:14    193s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/20 13:44:14    193s] (I)                    Layer    2    3    4    5     6      7 
[05/20 13:44:14    193s] (I)                    Pitch  340  340  610  680  3660  20000 
[05/20 13:44:14    193s] (I)             #Used tracks    1    1    1    1     1      1 
[05/20 13:44:14    193s] (I)       #Fully used tracks    1    1    1    1     1      1 
[05/20 13:44:14    193s] [NR-eGR] ========================================
[05/20 13:44:14    193s] [NR-eGR] 
[05/20 13:44:14    193s] (I)      =============== Blocked Tracks ===============
[05/20 13:44:14    193s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:14    193s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/20 13:44:14    193s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:14    193s] (I)      |     1 |       0 |        0 |         0.00% |
[05/20 13:44:14    193s] (I)      |     2 |   81159 |    53233 |        65.59% |
[05/20 13:44:14    193s] (I)      |     3 |   80676 |      270 |         0.33% |
[05/20 13:44:14    193s] (I)      |     4 |   45201 |        0 |         0.00% |
[05/20 13:44:14    193s] (I)      |     5 |   40311 |        0 |         0.00% |
[05/20 13:44:14    193s] (I)      |     6 |    7488 |        0 |         0.00% |
[05/20 13:44:14    193s] (I)      |     7 |    1350 |        0 |         0.00% |
[05/20 13:44:14    193s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:14    193s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 4776.54 MB )
[05/20 13:44:14    193s] (I)      Reset routing kernel
[05/20 13:44:14    193s] (I)      numLocalWires=83121  numGlobalNetBranches=18822  numLocalNetBranches=23194
[05/20 13:44:14    193s] (I)      totalPins=83795  totalGlobalPin=24900 (29.72%)
[05/20 13:44:14    193s] (I)      total 2D Cap : 225601 = (103530 H, 122071 V)
[05/20 13:44:14    193s] (I)      
[05/20 13:44:14    193s] (I)      ============  Phase 1a Route ============
[05/20 13:44:14    193s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/20 13:44:14    193s] (I)      Usage: 17249 = (7570 H, 9679 V) = (7.31% H, 7.93% V) = (2.017e+05um H, 2.578e+05um V)
[05/20 13:44:14    193s] (I)      
[05/20 13:44:14    193s] (I)      ============  Phase 1b Route ============
[05/20 13:44:14    193s] (I)      Usage: 17249 = (7570 H, 9679 V) = (7.31% H, 7.93% V) = (2.017e+05um H, 2.578e+05um V)
[05/20 13:44:14    193s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/20 13:44:14    193s] 
[05/20 13:44:14    193s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/20 13:44:14    193s] <CMD> psp::embedded_egr_term_
[05/20 13:44:14    193s] Finished Early Global Route rough congestion estimation: mem = 4776.5M
[05/20 13:44:14    193s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.202, REAL:0.186, MEM:4776.5M, EPOCH TIME: 1747763054.652612
[05/20 13:44:14    193s] earlyGlobalRoute rough estimation gcell size 8 row height
[05/20 13:44:14    193s] OPERPROF: Starting CDPad at level 1, MEM:4776.5M, EPOCH TIME: 1747763054.653187
[05/20 13:44:14    194s] CDPadU 0.698 -> 0.698. R=0.404, N=21318, GS=26.640
[05/20 13:44:14    194s] OPERPROF: Finished CDPad at level 1, CPU:0.153, REAL:0.052, MEM:4776.5M, EPOCH TIME: 1747763054.705511
[05/20 13:44:14    194s] OPERPROF: Starting npMain at level 1, MEM:4776.5M, EPOCH TIME: 1747763054.708219
[05/20 13:44:14    194s] OPERPROF:   Starting npPlace at level 2, MEM:5128.5M, EPOCH TIME: 1747763054.775745
[05/20 13:44:14    194s] OPERPROF:   Finished npPlace at level 2, CPU:0.141, REAL:0.053, MEM:5128.5M, EPOCH TIME: 1747763054.828814
[05/20 13:44:14    194s] OPERPROF: Finished npMain at level 1, CPU:0.397, REAL:0.153, MEM:4776.5M, EPOCH TIME: 1747763054.861634
[05/20 13:44:14    194s] Global placement CDP skipped at cutLevel 9.
[05/20 13:44:14    194s] Iteration  9: Total net bbox = 4.346e+05 (1.99e+05 2.35e+05)
[05/20 13:44:14    194s]               Est.  stn bbox = 5.268e+05 (2.43e+05 2.84e+05)
[05/20 13:44:14    194s]               cpu = 0:00:16.2 real = 0:00:02.0 mem = 4776.5M
[05/20 13:44:18    201s] nrCritNet: 0.00% ( 0 / 26941 ) cutoffSlk: 214748364.7ps stdDelay: 35.3ps
[05/20 13:44:22    209s] nrCritNet: 0.00% ( 0 / 26941 ) cutoffSlk: 214748364.7ps stdDelay: 35.3ps
[05/20 13:44:22    209s] Iteration 10: Total net bbox = 4.346e+05 (1.99e+05 2.35e+05)
[05/20 13:44:22    209s]               Est.  stn bbox = 5.268e+05 (2.43e+05 2.84e+05)
[05/20 13:44:22    209s]               cpu = 0:00:14.6 real = 0:00:08.0 mem = 4744.5M
[05/20 13:44:22    209s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:4744.5M, EPOCH TIME: 1747763062.136001
[05/20 13:44:22    209s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/20 13:44:22    209s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:4744.5M, EPOCH TIME: 1747763062.139022
[05/20 13:44:22    209s] OPERPROF: Starting npMain at level 1, MEM:4744.5M, EPOCH TIME: 1747763062.141200
[05/20 13:44:22    209s] OPERPROF:   Starting npPlace at level 2, MEM:5128.5M, EPOCH TIME: 1747763062.221133
[05/20 13:44:24    225s] OPERPROF:   Finished npPlace at level 2, CPU:15.936, REAL:1.783, MEM:5160.5M, EPOCH TIME: 1747763064.003974
[05/20 13:44:24    225s] OPERPROF: Finished npMain at level 1, CPU:16.178, REAL:1.898, MEM:4776.5M, EPOCH TIME: 1747763064.039623
[05/20 13:44:24    225s] Legalizing MH Cells... 0 / 0 (level 6)
[05/20 13:44:24    225s] No instances found in the vector
[05/20 13:44:24    225s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4776.5M, DRC: 0)
[05/20 13:44:24    225s] 0 (out of 0) MH cells were successfully legalized.
[05/20 13:44:24    225s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:4776.5M, EPOCH TIME: 1747763064.042169
[05/20 13:44:24    225s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/20 13:44:24    225s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:4776.5M, EPOCH TIME: 1747763064.043936
[05/20 13:44:24    225s] OPERPROF: Starting npCallHUMEst at level 1, MEM:4776.5M, EPOCH TIME: 1747763064.044339
[05/20 13:44:24    225s] Starting Early Global Route rough congestion estimation: mem = 4776.5M
[05/20 13:44:24    225s] <CMD> psp::embedded_egr_init_
[05/20 13:44:24    225s] (I)      ======================== Layers ========================
[05/20 13:44:24    225s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:24    225s] (I)      | DB# | ID |         Name |      Type | #Masks | Extra |
[05/20 13:44:24    225s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:24    225s] (I)      |  33 |  0 |        licon |       cut |      1 |       |
[05/20 13:44:24    225s] (I)      |   1 |  1 |           li |      wire |      1 |       |
[05/20 13:44:24    225s] (I)      |  34 |  1 |         mcon |       cut |      1 |       |
[05/20 13:44:24    225s] (I)      |   2 |  2 |         met1 |      wire |      1 |       |
[05/20 13:44:24    225s] (I)      |  35 |  2 |         via1 |       cut |      1 |       |
[05/20 13:44:24    225s] (I)      |   3 |  3 |         met2 |      wire |      1 |       |
[05/20 13:44:24    225s] (I)      |  36 |  3 |         via2 |       cut |      1 |       |
[05/20 13:44:24    225s] (I)      |   4 |  4 |         met3 |      wire |      1 |       |
[05/20 13:44:24    225s] (I)      |  37 |  4 |         via3 |       cut |      1 |       |
[05/20 13:44:24    225s] (I)      |   5 |  5 |         met4 |      wire |      1 |       |
[05/20 13:44:24    225s] (I)      |  38 |  5 |         via4 |       cut |      1 |       |
[05/20 13:44:24    225s] (I)      |   6 |  6 |         met5 |      wire |      1 |       |
[05/20 13:44:24    225s] (I)      |  39 |  6 |       rdlcon |       cut |      1 |       |
[05/20 13:44:24    225s] (I)      |   7 |  7 |          rdl |      wire |      1 |       |
[05/20 13:44:24    225s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:24    225s] (I)      |  64 | 64 | OverlapCheck |   overlap |        |       |
[05/20 13:44:24    225s] (I)      |  65 | 65 |        pwell |     other |        |    MS |
[05/20 13:44:24    225s] (I)      |  66 | 66 |        nwell |     other |        |    MS |
[05/20 13:44:24    225s] (I)      |  67 | 67 |       dnwell |     other |        |    MS |
[05/20 13:44:24    225s] (I)      |  68 | 68 |         diff | diffusion |        |    MS |
[05/20 13:44:24    225s] (I)      |  69 | 69 |         nsdm |   implant |        |       |
[05/20 13:44:24    225s] (I)      |  70 | 70 |         psdm |   implant |        |       |
[05/20 13:44:24    225s] (I)      |   0 |  0 |         poly |     other |        |    MS |
[05/20 13:44:24    225s] (I)      |  71 | 71 |          npc |     other |        |    MS |
[05/20 13:44:24    225s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:24    225s] (I)      Started Import and model ( Curr Mem: 4776.54 MB )
[05/20 13:44:24    225s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:44:24    225s] (I)      == Non-default Options ==
[05/20 13:44:24    225s] (I)      Print mode                                         : 2
[05/20 13:44:24    225s] (I)      Stop if highly congested                           : false
[05/20 13:44:24    225s] (I)      Maximum routing layer                              : 7
[05/20 13:44:24    225s] (I)      Assign partition pins                              : false
[05/20 13:44:24    225s] (I)      Support large GCell                                : true
[05/20 13:44:24    225s] (I)      Number of threads                                  : 24
[05/20 13:44:24    225s] (I)      Number of rows per GCell                           : 4
[05/20 13:44:24    225s] (I)      Max num rows per GCell                             : 32
[05/20 13:44:24    225s] (I)      Method to set GCell size                           : row
[05/20 13:44:24    225s] (I)      Counted 1705 PG shapes. We will not process PG shapes layer by layer.
[05/20 13:44:24    225s] (I)      Use row-based GCell size
[05/20 13:44:24    225s] (I)      Use row-based GCell align
[05/20 13:44:24    225s] (I)      layer 0 area = 28899
[05/20 13:44:24    225s] (I)      layer 1 area = 83000
[05/20 13:44:24    225s] (I)      layer 2 area = 67600
[05/20 13:44:24    225s] (I)      layer 3 area = 240000
[05/20 13:44:24    225s] (I)      layer 4 area = 240000
[05/20 13:44:24    225s] (I)      layer 5 area = 2560000
[05/20 13:44:24    225s] (I)      layer 6 area = 100000000
[05/20 13:44:24    225s] (I)      GCell unit size   : 3330
[05/20 13:44:24    225s] (I)      GCell multiplier  : 4
[05/20 13:44:24    225s] (I)      GCell row height  : 3330
[05/20 13:44:24    225s] (I)      Actual row height : 3330
[05/20 13:44:24    225s] (I)      GCell align ref   : 4080 4080
[05/20 13:44:24    225s] [NR-eGR] Track table information for default rule: 
[05/20 13:44:24    225s] [NR-eGR] li has single uniform track structure
[05/20 13:44:24    225s] [NR-eGR] met1 has single uniform track structure
[05/20 13:44:24    225s] [NR-eGR] met2 has single uniform track structure
[05/20 13:44:24    225s] [NR-eGR] met3 has single uniform track structure
[05/20 13:44:24    225s] [NR-eGR] met4 has single uniform track structure
[05/20 13:44:24    225s] [NR-eGR] met5 has single uniform track structure
[05/20 13:44:24    225s] [NR-eGR] rdl has single uniform track structure
[05/20 13:44:24    225s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[05/20 13:44:24    225s] [NR-eGR] No double-cut via on layer 6
[05/20 13:44:24    225s] (I)      ============== Default via ===============
[05/20 13:44:24    225s] (I)      +---+------------------+-----------------+
[05/20 13:44:24    225s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/20 13:44:24    225s] (I)      +---+------------------+-----------------+
[05/20 13:44:24    225s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[05/20 13:44:24    225s] (I)      | 2 |    6  M1M2_PR    |    6  M1M2_PR   |
[05/20 13:44:24    225s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[05/20 13:44:24    225s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[05/20 13:44:24    225s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[05/20 13:44:24    225s] (I)      | 6 |                  |                 |
[05/20 13:44:24    225s] (I)      +---+------------------+-----------------+
[05/20 13:44:24    225s] [NR-eGR] Read 1502 PG shapes
[05/20 13:44:24    225s] [NR-eGR] Read 0 clock shapes
[05/20 13:44:24    225s] [NR-eGR] Read 0 other shapes
[05/20 13:44:24    225s] [NR-eGR] #Routing Blockages  : 0
[05/20 13:44:24    225s] [NR-eGR] #Instance Blockages : 73068
[05/20 13:44:24    225s] [NR-eGR] #PG Blockages       : 1502
[05/20 13:44:24    225s] [NR-eGR] #Halo Blockages     : 0
[05/20 13:44:24    225s] [NR-eGR] #Boundary Blockages : 0
[05/20 13:44:24    225s] [NR-eGR] #Clock Blockages    : 0
[05/20 13:44:24    225s] [NR-eGR] #Other Blockages    : 0
[05/20 13:44:24    225s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/20 13:44:24    225s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/20 13:44:24    225s] [NR-eGR] Read 26941 nets ( ignored 0 )
[05/20 13:44:24    225s] (I)      early_global_route_priority property id does not exist.
[05/20 13:44:24    225s] (I)      Read Num Blocks=74570  Num Prerouted Wires=0  Num CS=0
[05/20 13:44:24    225s] (I)      Layer 1 (H) : #blockages 74136 : #preroutes 0
[05/20 13:44:24    225s] (I)      Layer 2 (V) : #blockages 434 : #preroutes 0
[05/20 13:44:24    225s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:24    225s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:24    225s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:24    225s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:24    225s] (I)      Number of ignored nets                =      0
[05/20 13:44:24    225s] (I)      Number of connected nets              =      0
[05/20 13:44:24    225s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/20 13:44:24    225s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/20 13:44:24    225s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/20 13:44:24    225s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/20 13:44:24    225s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/20 13:44:24    225s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/20 13:44:24    225s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/20 13:44:24    225s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/20 13:44:24    225s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/20 13:44:24    225s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/20 13:44:24    225s] (I)      Ndr track 0 does not exist
[05/20 13:44:24    225s] (I)      ---------------------Grid Graph Info--------------------
[05/20 13:44:24    225s] (I)      Routing area        : (0, 0) - (1015920, 707540)
[05/20 13:44:24    225s] (I)      Core area           : (4080, 4080) - (1011840, 703380)
[05/20 13:44:24    225s] (I)      Site width          :   480  (dbu)
[05/20 13:44:24    225s] (I)      Row height          :  3330  (dbu)
[05/20 13:44:24    225s] (I)      GCell row height    :  3330  (dbu)
[05/20 13:44:24    225s] (I)      GCell width         : 13320  (dbu)
[05/20 13:44:24    225s] (I)      GCell height        : 13320  (dbu)
[05/20 13:44:24    225s] (I)      Grid                :    77    54     7
[05/20 13:44:24    225s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[05/20 13:44:24    225s] (I)      Vertical capacity   :     0     0 13320     0 13320     0 13320
[05/20 13:44:24    225s] (I)      Horizontal capacity :     0 13320     0 13320     0 13320     0
[05/20 13:44:24    225s] (I)      Default wire width  :   170   140   140   300   300  1600 10000
[05/20 13:44:24    225s] (I)      Default wire space  :   170   140   140   300   300  1600 10000
[05/20 13:44:24    225s] (I)      Default wire pitch  :   340   280   280   600   600  3200 20000
[05/20 13:44:24    225s] (I)      Default pitch size  :   340   340   340   610   680  3660 20000
[05/20 13:44:24    225s] (I)      First track coord   :   170   170   170   590   850  4250 14080
[05/20 13:44:24    225s] (I)      Num tracks per GCell: 39.18 39.18 39.18 21.84 19.59  3.64  0.67
[05/20 13:44:24    225s] (I)      Total num of tracks :  2988  2081  2988  1159  1493   192    50
[05/20 13:44:24    225s] (I)      Num of masks        :     1     1     1     1     1     1     1
[05/20 13:44:24    225s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[05/20 13:44:24    225s] (I)      --------------------------------------------------------
[05/20 13:44:24    225s] 
[05/20 13:44:24    225s] [NR-eGR] ============ Routing rule table ============
[05/20 13:44:24    225s] [NR-eGR] Rule id: 0  Nets: 26941
[05/20 13:44:24    225s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/20 13:44:24    225s] (I)                    Layer    2    3    4    5     6      7 
[05/20 13:44:24    225s] (I)                    Pitch  340  340  610  680  3660  20000 
[05/20 13:44:24    225s] (I)             #Used tracks    1    1    1    1     1      1 
[05/20 13:44:24    225s] (I)       #Fully used tracks    1    1    1    1     1      1 
[05/20 13:44:24    225s] [NR-eGR] ========================================
[05/20 13:44:24    225s] [NR-eGR] 
[05/20 13:44:24    225s] (I)      =============== Blocked Tracks ===============
[05/20 13:44:24    225s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:24    225s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/20 13:44:24    225s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:24    225s] (I)      |     1 |       0 |        0 |         0.00% |
[05/20 13:44:24    225s] (I)      |     2 |  160237 |   111217 |        69.41% |
[05/20 13:44:24    225s] (I)      |     3 |  161352 |      530 |         0.33% |
[05/20 13:44:24    225s] (I)      |     4 |   89243 |        0 |         0.00% |
[05/20 13:44:24    225s] (I)      |     5 |   80622 |        0 |         0.00% |
[05/20 13:44:24    225s] (I)      |     6 |   14784 |        0 |         0.00% |
[05/20 13:44:24    225s] (I)      |     7 |    2700 |        0 |         0.00% |
[05/20 13:44:24    225s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:24    225s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4776.54 MB )
[05/20 13:44:24    225s] (I)      Reset routing kernel
[05/20 13:44:24    225s] (I)      numLocalWires=51735  numGlobalNetBranches=14623  numLocalNetBranches=11714
[05/20 13:44:24    225s] (I)      totalPins=83795  totalGlobalPin=48062 (57.36%)
[05/20 13:44:24    225s] (I)      total 2D Cap : 438440 = (194296 H, 244144 V)
[05/20 13:44:24    225s] (I)      
[05/20 13:44:24    225s] (I)      ============  Phase 1a Route ============
[05/20 13:44:24    225s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/20 13:44:24    225s] (I)      Usage: 43547 = (21650 H, 21897 V) = (11.14% H, 8.97% V) = (2.884e+05um H, 2.917e+05um V)
[05/20 13:44:24    225s] (I)      
[05/20 13:44:24    225s] (I)      ============  Phase 1b Route ============
[05/20 13:44:24    225s] (I)      Usage: 43547 = (21650 H, 21897 V) = (11.14% H, 8.97% V) = (2.884e+05um H, 2.917e+05um V)
[05/20 13:44:24    225s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/20 13:44:24    225s] 
[05/20 13:44:24    225s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/20 13:44:24    225s] <CMD> psp::embedded_egr_term_
[05/20 13:44:24    225s] Finished Early Global Route rough congestion estimation: mem = 4776.5M
[05/20 13:44:24    225s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.423, REAL:0.214, MEM:4776.5M, EPOCH TIME: 1747763064.258301
[05/20 13:44:24    225s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/20 13:44:24    225s] OPERPROF: Starting CDPad at level 1, MEM:4776.5M, EPOCH TIME: 1747763064.258907
[05/20 13:44:24    225s] CDPadU 0.698 -> 0.698. R=0.404, N=21318, GS=13.320
[05/20 13:44:24    225s] OPERPROF: Finished CDPad at level 1, CPU:0.181, REAL:0.058, MEM:4776.5M, EPOCH TIME: 1747763064.317392
[05/20 13:44:24    225s] OPERPROF: Starting npMain at level 1, MEM:4776.5M, EPOCH TIME: 1747763064.320782
[05/20 13:44:24    226s] OPERPROF:   Starting npPlace at level 2, MEM:5128.5M, EPOCH TIME: 1747763064.394157
[05/20 13:44:24    226s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.055, MEM:5128.5M, EPOCH TIME: 1747763064.448987
[05/20 13:44:24    226s] OPERPROF: Finished npMain at level 1, CPU:0.355, REAL:0.162, MEM:4776.5M, EPOCH TIME: 1747763064.482527
[05/20 13:44:24    226s] Global placement CDP skipped at cutLevel 11.
[05/20 13:44:24    226s] Iteration 11: Total net bbox = 5.161e+05 (2.60e+05 2.56e+05)
[05/20 13:44:24    226s]               Est.  stn bbox = 6.167e+05 (3.10e+05 3.07e+05)
[05/20 13:44:24    226s]               cpu = 0:00:17.2 real = 0:00:02.0 mem = 4776.5M
[05/20 13:44:28    233s] nrCritNet: 0.00% ( 0 / 26941 ) cutoffSlk: 214748364.7ps stdDelay: 35.3ps
[05/20 13:44:31    240s] nrCritNet: 0.00% ( 0 / 26941 ) cutoffSlk: 214748364.7ps stdDelay: 35.3ps
[05/20 13:44:31    240s] Iteration 12: Total net bbox = 5.161e+05 (2.60e+05 2.56e+05)
[05/20 13:44:31    240s]               Est.  stn bbox = 6.167e+05 (3.10e+05 3.07e+05)
[05/20 13:44:31    240s]               cpu = 0:00:14.2 real = 0:00:07.0 mem = 4744.5M
[05/20 13:44:31    240s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:4744.5M, EPOCH TIME: 1747763071.637094
[05/20 13:44:31    240s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/20 13:44:31    240s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.003, REAL:0.003, MEM:4744.5M, EPOCH TIME: 1747763071.640133
[05/20 13:44:31    240s] Legalizing MH Cells... 0 / 0 (level 9)
[05/20 13:44:31    240s] No instances found in the vector
[05/20 13:44:31    240s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4744.5M, DRC: 0)
[05/20 13:44:31    240s] 0 (out of 0) MH cells were successfully legalized.
[05/20 13:44:31    240s] OPERPROF: Starting npMain at level 1, MEM:4744.5M, EPOCH TIME: 1747763071.641942
[05/20 13:44:31    240s] OPERPROF:   Starting npPlace at level 2, MEM:5128.5M, EPOCH TIME: 1747763071.735109
[05/20 13:44:33    258s] GP RA stats: MHOnly 0 nrInst 21318 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/20 13:44:34    264s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:5896.5M, EPOCH TIME: 1747763074.419534
[05/20 13:44:34    264s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:5896.5M, EPOCH TIME: 1747763074.419833
[05/20 13:44:34    265s] OPERPROF:   Finished npPlace at level 2, CPU:24.415, REAL:2.751, MEM:5160.5M, EPOCH TIME: 1747763074.485628
[05/20 13:44:34    265s] OPERPROF: Finished npMain at level 1, CPU:25.343, REAL:2.919, MEM:4776.5M, EPOCH TIME: 1747763074.560469
[05/20 13:44:34    265s] Iteration 13: Total net bbox = 5.271e+05 (2.60e+05 2.67e+05)
[05/20 13:44:34    265s]               Est.  stn bbox = 6.217e+05 (3.06e+05 3.16e+05)
[05/20 13:44:34    265s]               cpu = 0:00:25.4 real = 0:00:03.0 mem = 4776.5M
[05/20 13:44:34    265s] Iteration 14: Total net bbox = 5.271e+05 (2.60e+05 2.67e+05)
[05/20 13:44:34    265s]               Est.  stn bbox = 6.217e+05 (3.06e+05 3.16e+05)
[05/20 13:44:34    265s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4776.5M
[05/20 13:44:34    265s] [adp] clock
[05/20 13:44:34    265s] [adp] weight, nr nets, wire length
[05/20 13:44:34    265s] [adp]      0        1  1672.104000
[05/20 13:44:34    265s] [adp] data
[05/20 13:44:34    265s] [adp] weight, nr nets, wire length
[05/20 13:44:34    265s] [adp]      0    26940  525516.114000
[05/20 13:44:34    265s] [adp] 0.000000|0.000000|0.000000
[05/20 13:44:34    265s] Iteration 15: Total net bbox = 5.271e+05 (2.60e+05 2.67e+05)
[05/20 13:44:34    265s]               Est.  stn bbox = 6.217e+05 (3.06e+05 3.16e+05)
[05/20 13:44:34    265s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4776.5M
[05/20 13:44:34    265s] *** cost = 5.271e+05 (2.60e+05 2.67e+05) (cpu for global=0:02:11) real=0:00:34.0***
[05/20 13:44:34    265s] Placement multithread real runtime: 0:00:34.0 with 24 threads.
[05/20 13:44:34    265s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[05/20 13:44:34    266s] <CMD> reset_path_group
[05/20 13:44:34    266s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/20 13:44:34    266s] Saved padding area to DB
[05/20 13:44:34    266s] All LLGs are deleted
[05/20 13:44:34    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:44:34    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:34    266s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4776.5M, EPOCH TIME: 1747763074.696364
[05/20 13:44:34    266s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4776.5M, EPOCH TIME: 1747763074.696551
[05/20 13:44:34    266s] Solver runtime cpu: 0:01:15 real: 0:00:08.0
[05/20 13:44:34    266s] Core Placement runtime cpu: 0:01:21 real: 0:00:10.0
[05/20 13:44:34    266s] <CMD> scanReorder
[05/20 13:44:34    266s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/20 13:44:34    266s] Type 'man IMPSP-9025' for more detail.
[05/20 13:44:34    266s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4776.5M, EPOCH TIME: 1747763074.698878
[05/20 13:44:34    266s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4776.5M, EPOCH TIME: 1747763074.699026
[05/20 13:44:34    266s] Processing tracks to init pin-track alignment.
[05/20 13:44:34    266s] z: 1, totalTracks: 1
[05/20 13:44:34    266s] z: 3, totalTracks: 1
[05/20 13:44:34    266s] z: 5, totalTracks: 1
[05/20 13:44:34    266s] z: 7, totalTracks: 1
[05/20 13:44:34    266s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:44:34    266s] All LLGs are deleted
[05/20 13:44:34    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:34    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:34    266s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4776.5M, EPOCH TIME: 1747763074.711710
[05/20 13:44:34    266s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:4776.5M, EPOCH TIME: 1747763074.711915
[05/20 13:44:34    266s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4776.5M, EPOCH TIME: 1747763074.716224
[05/20 13:44:34    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:34    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:34    266s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:4776.5M, EPOCH TIME: 1747763074.717207
[05/20 13:44:34    266s] Max number of tech site patterns supported in site array is 256.
[05/20 13:44:34    266s] Core basic site is unit
[05/20 13:44:34    266s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:4776.5M, EPOCH TIME: 1747763074.731761
[05/20 13:44:34    266s] After signature check, allow fast init is true, keep pre-filter is true.
[05/20 13:44:34    266s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/20 13:44:34    266s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.023, REAL:0.018, MEM:4776.5M, EPOCH TIME: 1747763074.750256
[05/20 13:44:34    266s] Fast DP-INIT is on for default
[05/20 13:44:34    266s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:44:34    266s] Atter site array init, number of instance map data is 0.
[05/20 13:44:34    266s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.049, REAL:0.039, MEM:4776.5M, EPOCH TIME: 1747763074.756001
[05/20 13:44:34    266s] 
[05/20 13:44:34    266s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:34    266s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:34    266s] OPERPROF:       Starting CMU at level 4, MEM:4776.5M, EPOCH TIME: 1747763074.767344
[05/20 13:44:34    266s] OPERPROF:       Finished CMU at level 4, CPU:0.016, REAL:0.013, MEM:4776.5M, EPOCH TIME: 1747763074.780158
[05/20 13:44:34    266s] 
[05/20 13:44:34    266s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:44:34    266s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.081, REAL:0.067, MEM:4776.5M, EPOCH TIME: 1747763074.783300
[05/20 13:44:34    266s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4776.5M, EPOCH TIME: 1747763074.783417
[05/20 13:44:34    266s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.010, REAL:0.009, MEM:4776.5M, EPOCH TIME: 1747763074.791999
[05/20 13:44:34    266s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4776.5MB).
[05/20 13:44:34    266s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.123, REAL:0.106, MEM:4776.5M, EPOCH TIME: 1747763074.805414
[05/20 13:44:34    266s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.123, REAL:0.107, MEM:4776.5M, EPOCH TIME: 1747763074.805526
[05/20 13:44:34    266s] TDRefine: refinePlace mode is spiral
[05/20 13:44:34    266s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.783287.1
[05/20 13:44:34    266s] OPERPROF: Starting RefinePlace at level 1, MEM:4776.5M, EPOCH TIME: 1747763074.805739
[05/20 13:44:34    266s] *** Starting refinePlace (0:04:26 mem=4776.5M) ***
[05/20 13:44:34    266s] Total net bbox length = 5.271e+05 (2.600e+05 2.672e+05) (ext = 8.355e+02)
[05/20 13:44:34    266s] 
[05/20 13:44:34    266s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:34    266s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:34    266s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/20 13:44:34    266s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:44:34    266s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:44:34    266s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:4776.5M, EPOCH TIME: 1747763074.848417
[05/20 13:44:34    266s] Starting refinePlace ...
[05/20 13:44:34    266s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:44:34    266s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:44:34    266s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:5128.5M, EPOCH TIME: 1747763074.908019
[05/20 13:44:34    266s] DDP initSite1 nrRow 210 nrJob 210
[05/20 13:44:34    266s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:5128.5M, EPOCH TIME: 1747763074.908274
[05/20 13:44:34    266s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.001, REAL:0.000, MEM:5128.5M, EPOCH TIME: 1747763074.908486
[05/20 13:44:34    266s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:5128.5M, EPOCH TIME: 1747763074.908577
[05/20 13:44:34    266s] DDP markSite nrRow 210 nrJob 210
[05/20 13:44:34    266s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.002, REAL:0.000, MEM:5128.5M, EPOCH TIME: 1747763074.908941
[05/20 13:44:34    266s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.003, REAL:0.001, MEM:5128.5M, EPOCH TIME: 1747763074.909029
[05/20 13:44:34    266s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:5128.5M, EPOCH TIME: 1747763074.916517
[05/20 13:44:34    266s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:5128.5M, EPOCH TIME: 1747763074.916644
[05/20 13:44:34    266s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.011, REAL:0.002, MEM:5128.5M, EPOCH TIME: 1747763074.918173
[05/20 13:44:34    266s] ** Cut row section cpu time 0:00:00.0.
[05/20 13:44:34    266s]  ** Cut row section real time 0:00:00.0.
[05/20 13:44:34    266s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.012, REAL:0.002, MEM:5128.5M, EPOCH TIME: 1747763074.918417
[05/20 13:44:35    267s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee26d8.
[05/20 13:44:35    267s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 0 out of 1 thread pools are available.
[05/20 13:44:35    267s]   Spread Effort: high, standalone mode, useDDP on.
[05/20 13:44:35    267s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=4746.5MB) @(0:04:26 - 0:04:27).
[05/20 13:44:35    267s] Move report: preRPlace moves 21318 insts, mean move: 0.56 um, max move: 10.72 um 
[05/20 13:44:35    267s] 	Max move on inst (gen_synapse_layer_1_to_layer_2[1].genblk1[1].u_layer_1_to_layer_2_fixed_16_synapse/const_fixed_16_mul_28_37:mul_54_33_g1589): (213.20, 253.87) --> (220.56, 250.50)
[05/20 13:44:35    267s] 	Length: 17 sites, height: 1 rows, site name: unit, cell type: scs130lp_fa_1
[05/20 13:44:35    267s] wireLenOptFixPriorityInst 0 inst fixed
[05/20 13:44:35    267s] tweakage running in 24 threads.
[05/20 13:44:35    267s] Placement tweakage begins.
[05/20 13:44:35    267s] wire length = 6.221e+05
[05/20 13:44:35    269s] wire length = 5.827e+05
[05/20 13:44:35    269s] Placement tweakage ends.
[05/20 13:44:35    269s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee26d8.
[05/20 13:44:35    269s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 0 out of 1 thread pools are available.
[05/20 13:44:35    269s] Move report: tweak moves 2272 insts, mean move: 5.45 um, max move: 26.79 um 
[05/20 13:44:35    269s] 	Max move on inst (gen_neurons_layer_2[3].u_layer_2_IZ_pipeline_16/const_fixed_16_mul_86_17:mul_116_33_g3065): (896.88, 193.89) --> (880.08, 183.90)
[05/20 13:44:35    269s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:00.0, mem=4762.6MB) @(0:04:27 - 0:04:29).
[05/20 13:44:35    269s] 
[05/20 13:44:35    269s] Running Spiral MT with 24 threads  fetchWidth=150 
[05/20 13:44:35    269s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Create thread pool 0x7f9309ee3d20.
[05/20 13:44:35    269s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 0 out of 2 thread pools are available.
[05/20 13:44:36    269s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee26d8.
[05/20 13:44:36    269s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 0 out of 2 thread pools are available.
[05/20 13:44:36    269s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee3d20.
[05/20 13:44:36    269s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 1 out of 2 thread pools are available.
[05/20 13:44:36    269s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/20 13:44:36    269s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[05/20 13:44:36    269s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/20 13:44:36    269s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=5146.6MB) @(0:04:29 - 0:04:30).
[05/20 13:44:36    269s] Move report: Detail placement moves 21318 insts, mean move: 1.03 um, max move: 26.82 um 
[05/20 13:44:36    269s] 	Max move on inst (gen_neurons_layer_2[3].u_layer_2_IZ_pipeline_16/const_fixed_16_mul_86_17:mul_116_33_g3065): (896.90, 193.90) --> (880.08, 183.90)
[05/20 13:44:36    269s] 	Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5146.6MB
[05/20 13:44:36    269s] Statistics of distance of Instance movement in refine placement:
[05/20 13:44:36    269s]   maximum (X+Y) =        26.82 um
[05/20 13:44:36    269s]   inst (gen_neurons_layer_2[3].u_layer_2_IZ_pipeline_16/const_fixed_16_mul_86_17:mul_116_33_g3065) with max move: (896.904, 193.898) -> (880.08, 183.9)
[05/20 13:44:36    269s]   mean    (X+Y) =         1.03 um
[05/20 13:44:36    269s] Summary Report:
[05/20 13:44:36    269s] Instances move: 21318 (out of 21318 movable)
[05/20 13:44:36    269s] Instances flipped: 0
[05/20 13:44:36    269s] Mean displacement: 1.03 um
[05/20 13:44:36    269s] Max displacement: 26.82 um (Instance: gen_neurons_layer_2[3].u_layer_2_IZ_pipeline_16/const_fixed_16_mul_86_17:mul_116_33_g3065) (896.904, 193.898) -> (880.08, 183.9)
[05/20 13:44:36    269s] 	Length: 17 sites, height: 1 rows, site name: unit, cell type: scs130lp_fa_1
[05/20 13:44:36    269s] Total instances moved : 21318
[05/20 13:44:36    269s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.533, REAL:1.286, MEM:5146.6M, EPOCH TIME: 1747763076.134560
[05/20 13:44:36    269s] Total net bbox length = 4.988e+05 (2.306e+05 2.682e+05) (ext = 8.323e+02)
[05/20 13:44:36    269s] Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 5146.6MB
[05/20 13:44:36    269s] [CPU] RefinePlace/total (cpu=0:00:03.6, real=0:00:02.0, mem=5146.6MB) @(0:04:26 - 0:04:30).
[05/20 13:44:36    269s] *** Finished refinePlace (0:04:30 mem=5146.6M) ***
[05/20 13:44:36    269s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.783287.1
[05/20 13:44:36    269s] OPERPROF: Finished RefinePlace at level 1, CPU:3.583, REAL:1.337, MEM:5146.6M, EPOCH TIME: 1747763076.142542
[05/20 13:44:36    269s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5146.6M, EPOCH TIME: 1747763076.142672
[05/20 13:44:36    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25664).
[05/20 13:44:36    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:36    269s] All LLGs are deleted
[05/20 13:44:36    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:36    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:36    269s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5178.6M, EPOCH TIME: 1747763076.167103
[05/20 13:44:36    269s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5178.6M, EPOCH TIME: 1747763076.167289
[05/20 13:44:36    269s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.057, REAL:0.039, MEM:5140.6M, EPOCH TIME: 1747763076.182007
[05/20 13:44:36    269s] *** End of Placement (cpu=0:02:24, real=0:00:42.0, mem=5140.6M) ***
[05/20 13:44:36    269s] Processing tracks to init pin-track alignment.
[05/20 13:44:36    269s] z: 1, totalTracks: 1
[05/20 13:44:36    269s] z: 3, totalTracks: 1
[05/20 13:44:36    269s] z: 5, totalTracks: 1
[05/20 13:44:36    269s] z: 7, totalTracks: 1
[05/20 13:44:36    269s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:44:36    269s] All LLGs are deleted
[05/20 13:44:36    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:36    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:36    269s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:5140.6M, EPOCH TIME: 1747763076.194838
[05/20 13:44:36    269s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:5140.6M, EPOCH TIME: 1747763076.195044
[05/20 13:44:36    269s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5140.6M, EPOCH TIME: 1747763076.198725
[05/20 13:44:36    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:36    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:36    269s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:5140.6M, EPOCH TIME: 1747763076.199046
[05/20 13:44:36    269s] Max number of tech site patterns supported in site array is 256.
[05/20 13:44:36    269s] Core basic site is unit
[05/20 13:44:36    269s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:5140.6M, EPOCH TIME: 1747763076.212264
[05/20 13:44:36    269s] After signature check, allow fast init is true, keep pre-filter is true.
[05/20 13:44:36    269s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/20 13:44:36    269s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.042, REAL:0.027, MEM:5140.6M, EPOCH TIME: 1747763076.239326
[05/20 13:44:36    269s] Fast DP-INIT is on for default
[05/20 13:44:36    269s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:44:36    269s] Atter site array init, number of instance map data is 0.
[05/20 13:44:36    269s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.065, REAL:0.044, MEM:5140.6M, EPOCH TIME: 1747763076.243501
[05/20 13:44:36    269s] 
[05/20 13:44:36    269s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:36    269s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:36    269s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.076, REAL:0.055, MEM:5140.6M, EPOCH TIME: 1747763076.253315
[05/20 13:44:36    269s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:5140.6M, EPOCH TIME: 1747763076.258328
[05/20 13:44:36    269s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:5140.6M, EPOCH TIME: 1747763076.262356
[05/20 13:44:36    269s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.045, REAL:0.023, MEM:5140.6M, EPOCH TIME: 1747763076.285321
[05/20 13:44:36    269s] default core: bins with density > 0.750 =  1.69 % ( 11 / 651 )
[05/20 13:44:36    269s] Density distribution unevenness ratio = 19.312%
[05/20 13:44:36    269s] Density distribution unevenness ratio (U70) = 0.462%
[05/20 13:44:36    269s] Density distribution unevenness ratio (U80) = 0.004%
[05/20 13:44:36    269s] Density distribution unevenness ratio (U90) = 0.000%
[05/20 13:44:36    269s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.049, REAL:0.027, MEM:5140.6M, EPOCH TIME: 1747763076.285727
[05/20 13:44:36    269s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5140.6M, EPOCH TIME: 1747763076.285808
[05/20 13:44:36    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:44:36    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:36    269s] All LLGs are deleted
[05/20 13:44:36    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:36    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:36    269s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5140.6M, EPOCH TIME: 1747763076.303035
[05/20 13:44:36    269s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5140.6M, EPOCH TIME: 1747763076.303216
[05/20 13:44:36    269s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.036, REAL:0.019, MEM:5135.6M, EPOCH TIME: 1747763076.304755
[05/20 13:44:36    269s] *** Free Virtual Timing Model ...(mem=5135.6M)
[05/20 13:44:36    269s] Starting IO pin assignment...
[05/20 13:44:36    269s] The design is not routed. Using placement based method for pin assignment.
[05/20 13:44:36    270s] Completed IO pin assignment.
[05/20 13:44:36    270s] <CMD> setDelayCalMode -engine aae
[05/20 13:44:36    270s] <CMD> all_setup_analysis_views
[05/20 13:44:36    270s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:44:36    270s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[05/20 13:44:36    270s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[05/20 13:44:36    270s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/20 13:44:36    270s] <CMD> get_ccopt_clock_trees *
[05/20 13:44:36    270s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[05/20 13:44:36    270s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[05/20 13:44:36    270s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[05/20 13:44:36    270s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[05/20 13:44:36    270s] <CMD> getPlaceMode -quiet -timingEffort
[05/20 13:44:36    270s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/20 13:44:36    270s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[05/20 13:44:36    270s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/20 13:44:36    270s] **INFO: Enable pre-place timing setting for timing analysis
[05/20 13:44:36    270s] Set Using Default Delay Limit as 101.
[05/20 13:44:36    270s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/20 13:44:36    270s] <CMD> set delaycal_use_default_delay_limit 101
[05/20 13:44:36    270s] Set Default Net Delay as 0 ps.
[05/20 13:44:36    270s] <CMD> set delaycal_default_net_delay 0
[05/20 13:44:36    270s] Set Default Net Load as 0 pF. 
[05/20 13:44:36    270s] <CMD> set delaycal_default_net_load 0
[05/20 13:44:36    270s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/20 13:44:36    270s] <CMD> getAnalysisMode -clkSrcPath -quiet
[05/20 13:44:36    270s] <CMD> getAnalysisMode -clockPropagation -quiet
[05/20 13:44:36    270s] <CMD> getAnalysisMode -checkType -quiet
[05/20 13:44:36    270s] <CMD> buildTimingGraph
[05/20 13:44:36    270s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/20 13:44:36    270s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/20 13:44:36    270s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[05/20 13:44:36    270s] **INFO: Analyzing IO path groups for slack adjustment
[05/20 13:44:36    270s] <CMD> get_global timing_enable_path_group_priority
[05/20 13:44:36    270s] <CMD> get_global timing_constraint_enable_group_path_resetting
[05/20 13:44:36    270s] <CMD> set_global timing_enable_path_group_priority false
[05/20 13:44:36    270s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[05/20 13:44:36    270s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/20 13:44:36    270s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/20 13:44:36    270s] <CMD> group_path -name in2reg_tmp.783287 -from {0x1c8 0x1cb} -to 0x1cc -ignore_source_of_trigger_arc
[05/20 13:44:36    270s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/20 13:44:36    270s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/20 13:44:36    270s] <CMD> group_path -name in2out_tmp.783287 -from {0x1e7 0x1ea} -to 0x1eb -ignore_source_of_trigger_arc
[05/20 13:44:36    270s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/20 13:44:36    270s] <CMD> group_path -name reg2reg_tmp.783287 -from 0x205 -to 0x21e
[05/20 13:44:36    270s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/20 13:44:36    270s] <CMD> group_path -name reg2out_tmp.783287 -from 0x251 -to 0x26a
[05/20 13:44:37    271s] <CMD> setPathGroupOptions reg2reg_tmp.783287 -effortLevel high
[05/20 13:44:37    271s] Effort level <high> specified for reg2reg_tmp.783287 path_group
[05/20 13:44:37    271s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/20 13:44:37    271s] #################################################################################
[05/20 13:44:37    271s] # Design Stage: PreRoute
[05/20 13:44:37    271s] # Design Name: snn_fixed_16_2_4_4_2
[05/20 13:44:37    271s] # Design Mode: 90nm
[05/20 13:44:37    271s] # Analysis Mode: MMMC Non-OCV 
[05/20 13:44:37    271s] # Parasitics Mode: No SPEF/RCDB 
[05/20 13:44:37    271s] # Signoff Settings: SI Off 
[05/20 13:44:37    271s] #################################################################################
[05/20 13:44:37    271s] Topological Sorting (REAL = 0:00:00.0, MEM = 5124.0M, InitMEM = 5124.0M)
[05/20 13:44:37    271s] Calculate delays in Single mode...
[05/20 13:44:37    271s] Start delay calculation (fullDC) (24 T). (MEM=5124.04)
[05/20 13:44:37    271s] End AAE Lib Interpolated Model. (MEM=5135.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:44:38    278s] Total number of fetched objects 26941
[05/20 13:44:38    278s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/20 13:44:38    278s] End delay calculation. (MEM=6076.54 CPU=0:00:06.2 REAL=0:00:01.0)
[05/20 13:44:38    278s] End delay calculation (fullDC). (MEM=6076.54 CPU=0:00:07.2 REAL=0:00:01.0)
[05/20 13:44:38    278s] *** CDM Built up (cpu=0:00:07.3  real=0:00:01.0  mem= 6076.5M) ***
[05/20 13:44:38    278s] <CMD> reset_path_group -name reg2out_tmp.783287
[05/20 13:44:38    278s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/20 13:44:38    278s] <CMD> reset_path_group -name in2reg_tmp.783287
[05/20 13:44:38    278s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/20 13:44:38    278s] <CMD> reset_path_group -name in2out_tmp.783287
[05/20 13:44:38    278s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/20 13:44:38    278s] <CMD> reset_path_group -name reg2reg_tmp.783287
[05/20 13:44:38    278s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/20 13:44:38    278s] **INFO: Disable pre-place timing setting for timing analysis
[05/20 13:44:38    278s] <CMD> setDelayCalMode -ignoreNetLoad false
[05/20 13:44:38    279s] Set Using Default Delay Limit as 1000.
[05/20 13:44:38    279s] <CMD> set delaycal_use_default_delay_limit 1000
[05/20 13:44:38    279s] Set Default Net Delay as 1000 ps.
[05/20 13:44:38    279s] <CMD> set delaycal_default_net_delay 1000ps
[05/20 13:44:38    279s] Set Default Net Load as 0.5 pF. 
[05/20 13:44:38    279s] <CMD> set delaycal_default_net_load 0.5pf
[05/20 13:44:38    279s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/20 13:44:38    279s] <CMD> all_setup_analysis_views
[05/20 13:44:38    279s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[05/20 13:44:38    279s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:44:38    279s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[05/20 13:44:38    279s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/20 13:44:38    279s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/20 13:44:38    279s] <CMD> setPlaceMode -reset -improveWithPsp
[05/20 13:44:38    279s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[05/20 13:44:38    279s] <CMD> getPlaceMode -congRepair -quiet
[05/20 13:44:38    279s] <CMD> getPlaceMode -fp -quiet
[05/20 13:44:38    279s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[05/20 13:44:38    279s] <CMD> getPlaceMode -user -congRepairMaxIter
[05/20 13:44:38    279s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/20 13:44:38    279s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[05/20 13:44:38    279s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[05/20 13:44:38    279s] <CMD> setPlaceMode -congRepairMaxIter 1
[05/20 13:44:38    279s] <CMD> getPlaceMode -quickCTS -quiet
[05/20 13:44:38    279s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/20 13:44:38    279s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[05/20 13:44:38    279s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[05/20 13:44:38    279s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[05/20 13:44:38    279s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/20 13:44:38    279s] <CMD> congRepair
[05/20 13:44:38    279s] Info: Disable timing driven in postCTS congRepair.
[05/20 13:44:38    279s] 
[05/20 13:44:38    279s] Starting congRepair ...
[05/20 13:44:38    279s] User Input Parameters:
[05/20 13:44:38    279s] - Congestion Driven    : On
[05/20 13:44:38    279s] - Timing Driven        : Off
[05/20 13:44:38    279s] - Area-Violation Based : On
[05/20 13:44:38    279s] - Start Rollback Level : -5
[05/20 13:44:38    279s] - Legalized            : On
[05/20 13:44:38    279s] - Window Based         : Off
[05/20 13:44:38    279s] - eDen incr mode       : Off
[05/20 13:44:38    279s] - Small incr mode      : Off
[05/20 13:44:38    279s] 
[05/20 13:44:38    279s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:6067.0M, EPOCH TIME: 1747763078.966097
[05/20 13:44:39    279s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.063, MEM:6067.0M, EPOCH TIME: 1747763079.029533
[05/20 13:44:39    279s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:6067.0M, EPOCH TIME: 1747763079.029717
[05/20 13:44:39    279s] Starting Early Global Route congestion estimation: mem = 6067.0M
[05/20 13:44:39    279s] (I)      ======================== Layers ========================
[05/20 13:44:39    279s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:39    279s] (I)      | DB# | ID |         Name |      Type | #Masks | Extra |
[05/20 13:44:39    279s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:39    279s] (I)      |  33 |  0 |        licon |       cut |      1 |       |
[05/20 13:44:39    279s] (I)      |   1 |  1 |           li |      wire |      1 |       |
[05/20 13:44:39    279s] (I)      |  34 |  1 |         mcon |       cut |      1 |       |
[05/20 13:44:39    279s] (I)      |   2 |  2 |         met1 |      wire |      1 |       |
[05/20 13:44:39    279s] (I)      |  35 |  2 |         via1 |       cut |      1 |       |
[05/20 13:44:39    279s] (I)      |   3 |  3 |         met2 |      wire |      1 |       |
[05/20 13:44:39    279s] (I)      |  36 |  3 |         via2 |       cut |      1 |       |
[05/20 13:44:39    279s] (I)      |   4 |  4 |         met3 |      wire |      1 |       |
[05/20 13:44:39    279s] (I)      |  37 |  4 |         via3 |       cut |      1 |       |
[05/20 13:44:39    279s] (I)      |   5 |  5 |         met4 |      wire |      1 |       |
[05/20 13:44:39    279s] (I)      |  38 |  5 |         via4 |       cut |      1 |       |
[05/20 13:44:39    279s] (I)      |   6 |  6 |         met5 |      wire |      1 |       |
[05/20 13:44:39    279s] (I)      |  39 |  6 |       rdlcon |       cut |      1 |       |
[05/20 13:44:39    279s] (I)      |   7 |  7 |          rdl |      wire |      1 |       |
[05/20 13:44:39    279s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:39    279s] (I)      |  64 | 64 | OverlapCheck |   overlap |        |       |
[05/20 13:44:39    279s] (I)      |  65 | 65 |        pwell |     other |        |    MS |
[05/20 13:44:39    279s] (I)      |  66 | 66 |        nwell |     other |        |    MS |
[05/20 13:44:39    279s] (I)      |  67 | 67 |       dnwell |     other |        |    MS |
[05/20 13:44:39    279s] (I)      |  68 | 68 |         diff | diffusion |        |    MS |
[05/20 13:44:39    279s] (I)      |  69 | 69 |         nsdm |   implant |        |       |
[05/20 13:44:39    279s] (I)      |  70 | 70 |         psdm |   implant |        |       |
[05/20 13:44:39    279s] (I)      |   0 |  0 |         poly |     other |        |    MS |
[05/20 13:44:39    279s] (I)      |  71 | 71 |          npc |     other |        |    MS |
[05/20 13:44:39    279s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:39    279s] (I)      Started Import and model ( Curr Mem: 6067.03 MB )
[05/20 13:44:39    279s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:44:39    279s] (I)      == Non-default Options ==
[05/20 13:44:39    279s] (I)      Maximum routing layer                              : 7
[05/20 13:44:39    279s] (I)      Number of threads                                  : 24
[05/20 13:44:39    279s] (I)      Use non-blocking free Dbs wires                    : false
[05/20 13:44:39    279s] (I)      Method to set GCell size                           : row
[05/20 13:44:39    279s] (I)      Counted 1705 PG shapes. We will not process PG shapes layer by layer.
[05/20 13:44:39    279s] (I)      Use row-based GCell size
[05/20 13:44:39    279s] (I)      Use row-based GCell align
[05/20 13:44:39    279s] (I)      layer 0 area = 28899
[05/20 13:44:39    279s] (I)      layer 1 area = 83000
[05/20 13:44:39    279s] (I)      layer 2 area = 67600
[05/20 13:44:39    279s] (I)      layer 3 area = 240000
[05/20 13:44:39    279s] (I)      layer 4 area = 240000
[05/20 13:44:39    279s] (I)      layer 5 area = 2560000
[05/20 13:44:39    279s] (I)      layer 6 area = 100000000
[05/20 13:44:39    279s] (I)      GCell unit size   : 3330
[05/20 13:44:39    279s] (I)      GCell multiplier  : 1
[05/20 13:44:39    279s] (I)      GCell row height  : 3330
[05/20 13:44:39    279s] (I)      Actual row height : 3330
[05/20 13:44:39    279s] (I)      GCell align ref   : 4080 4080
[05/20 13:44:39    279s] [NR-eGR] Track table information for default rule: 
[05/20 13:44:39    279s] [NR-eGR] li has single uniform track structure
[05/20 13:44:39    279s] [NR-eGR] met1 has single uniform track structure
[05/20 13:44:39    279s] [NR-eGR] met2 has single uniform track structure
[05/20 13:44:39    279s] [NR-eGR] met3 has single uniform track structure
[05/20 13:44:39    279s] [NR-eGR] met4 has single uniform track structure
[05/20 13:44:39    279s] [NR-eGR] met5 has single uniform track structure
[05/20 13:44:39    279s] [NR-eGR] rdl has single uniform track structure
[05/20 13:44:39    279s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[05/20 13:44:39    279s] [NR-eGR] No double-cut via on layer 6
[05/20 13:44:39    279s] (I)      ============== Default via ===============
[05/20 13:44:39    279s] (I)      +---+------------------+-----------------+
[05/20 13:44:39    279s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/20 13:44:39    279s] (I)      +---+------------------+-----------------+
[05/20 13:44:39    279s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[05/20 13:44:39    279s] (I)      | 2 |    6  M1M2_PR    |    6  M1M2_PR   |
[05/20 13:44:39    279s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[05/20 13:44:39    279s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[05/20 13:44:39    279s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[05/20 13:44:39    279s] (I)      | 6 |                  |                 |
[05/20 13:44:39    279s] (I)      +---+------------------+-----------------+
[05/20 13:44:39    279s] [NR-eGR] Read 1502 PG shapes
[05/20 13:44:39    279s] [NR-eGR] Read 0 clock shapes
[05/20 13:44:39    279s] [NR-eGR] Read 0 other shapes
[05/20 13:44:39    279s] [NR-eGR] #Routing Blockages  : 0
[05/20 13:44:39    279s] [NR-eGR] #Instance Blockages : 73068
[05/20 13:44:39    279s] [NR-eGR] #PG Blockages       : 1502
[05/20 13:44:39    279s] [NR-eGR] #Halo Blockages     : 0
[05/20 13:44:39    279s] [NR-eGR] #Boundary Blockages : 0
[05/20 13:44:39    279s] [NR-eGR] #Clock Blockages    : 0
[05/20 13:44:39    279s] [NR-eGR] #Other Blockages    : 0
[05/20 13:44:39    279s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/20 13:44:39    279s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/20 13:44:39    279s] [NR-eGR] Read 26941 nets ( ignored 0 )
[05/20 13:44:39    279s] (I)      early_global_route_priority property id does not exist.
[05/20 13:44:39    279s] (I)      Read Num Blocks=74570  Num Prerouted Wires=0  Num CS=0
[05/20 13:44:39    279s] (I)      Layer 1 (H) : #blockages 74136 : #preroutes 0
[05/20 13:44:39    279s] (I)      Layer 2 (V) : #blockages 434 : #preroutes 0
[05/20 13:44:39    279s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:39    279s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:39    279s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:39    279s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:39    279s] (I)      Number of ignored nets                =      0
[05/20 13:44:39    279s] (I)      Number of connected nets              =      0
[05/20 13:44:39    279s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/20 13:44:39    279s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/20 13:44:39    279s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/20 13:44:39    279s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/20 13:44:39    279s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/20 13:44:39    279s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/20 13:44:39    279s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/20 13:44:39    279s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/20 13:44:39    279s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/20 13:44:39    279s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/20 13:44:39    279s] (I)      Ndr track 0 does not exist
[05/20 13:44:39    279s] (I)      ---------------------Grid Graph Info--------------------
[05/20 13:44:39    279s] (I)      Routing area        : (0, 0) - (1015920, 707540)
[05/20 13:44:39    279s] (I)      Core area           : (4080, 4080) - (1011840, 703380)
[05/20 13:44:39    279s] (I)      Site width          :   480  (dbu)
[05/20 13:44:39    279s] (I)      Row height          :  3330  (dbu)
[05/20 13:44:39    279s] (I)      GCell row height    :  3330  (dbu)
[05/20 13:44:39    279s] (I)      GCell width         :  3330  (dbu)
[05/20 13:44:39    279s] (I)      GCell height        :  3330  (dbu)
[05/20 13:44:39    279s] (I)      Grid                :   305   213     7
[05/20 13:44:39    279s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[05/20 13:44:39    279s] (I)      Vertical capacity   :     0     0  3330     0  3330     0  3330
[05/20 13:44:39    279s] (I)      Horizontal capacity :     0  3330     0  3330     0  3330     0
[05/20 13:44:39    279s] (I)      Default wire width  :   170   140   140   300   300  1600 10000
[05/20 13:44:39    279s] (I)      Default wire space  :   170   140   140   300   300  1600 10000
[05/20 13:44:39    279s] (I)      Default wire pitch  :   340   280   280   600   600  3200 20000
[05/20 13:44:39    279s] (I)      Default pitch size  :   340   340   340   610   680  3660 20000
[05/20 13:44:39    279s] (I)      First track coord   :   170   170   170   590   850  4250 14080
[05/20 13:44:39    279s] (I)      Num tracks per GCell:  9.79  9.79  9.79  5.46  4.90  0.91  0.17
[05/20 13:44:39    279s] (I)      Total num of tracks :  2988  2081  2988  1159  1493   192    50
[05/20 13:44:39    279s] (I)      Num of masks        :     1     1     1     1     1     1     1
[05/20 13:44:39    279s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[05/20 13:44:39    279s] (I)      --------------------------------------------------------
[05/20 13:44:39    279s] 
[05/20 13:44:39    279s] [NR-eGR] ============ Routing rule table ============
[05/20 13:44:39    279s] [NR-eGR] Rule id: 0  Nets: 26941
[05/20 13:44:39    279s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/20 13:44:39    279s] (I)                    Layer    2    3    4    5     6      7 
[05/20 13:44:39    279s] (I)                    Pitch  340  340  610  680  3660  20000 
[05/20 13:44:39    279s] (I)             #Used tracks    1    1    1    1     1      1 
[05/20 13:44:39    279s] (I)       #Fully used tracks    1    1    1    1     1      1 
[05/20 13:44:39    279s] [NR-eGR] ========================================
[05/20 13:44:39    279s] [NR-eGR] 
[05/20 13:44:39    279s] (I)      =============== Blocked Tracks ===============
[05/20 13:44:39    279s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:39    279s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/20 13:44:39    279s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:39    279s] (I)      |     1 |       0 |        0 |         0.00% |
[05/20 13:44:39    279s] (I)      |     2 |  634705 |   187072 |        29.47% |
[05/20 13:44:39    279s] (I)      |     3 |  636444 |     2120 |         0.33% |
[05/20 13:44:39    279s] (I)      |     4 |  353495 |        0 |         0.00% |
[05/20 13:44:39    279s] (I)      |     5 |  318009 |        0 |         0.00% |
[05/20 13:44:39    279s] (I)      |     6 |   58560 |        0 |         0.00% |
[05/20 13:44:39    279s] (I)      |     7 |   10650 |        0 |         0.00% |
[05/20 13:44:39    279s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:39    279s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 6067.03 MB )
[05/20 13:44:39    279s] (I)      Reset routing kernel
[05/20 13:44:39    279s] (I)      Started Global Routing ( Curr Mem: 6067.03 MB )
[05/20 13:44:39    279s] (I)      totalPins=83797  totalGlobalPin=82491 (98.44%)
[05/20 13:44:39    279s] (I)      total 2D Cap : 1829448 = (866465 H, 962983 V)
[05/20 13:44:39    279s] [NR-eGR] Layer group 1: route 26941 net(s) in layer range [2, 7]
[05/20 13:44:39    279s] (I)      
[05/20 13:44:39    279s] (I)      ============  Phase 1a Route ============
[05/20 13:44:39    279s] (I)      Usage: 168595 = (79485 H, 89110 V) = (9.17% H, 9.25% V) = (2.647e+05um H, 2.967e+05um V)
[05/20 13:44:39    279s] (I)      
[05/20 13:44:39    279s] (I)      ============  Phase 1b Route ============
[05/20 13:44:39    279s] (I)      Usage: 168595 = (79485 H, 89110 V) = (9.17% H, 9.25% V) = (2.647e+05um H, 2.967e+05um V)
[05/20 13:44:39    279s] (I)      Overflow of layer group 1: 0.21% H + 0.09% V. EstWL: 5.614213e+05um
[05/20 13:44:39    279s] (I)      Congestion metric : 0.21%H 0.09%V, 0.30%HV
[05/20 13:44:39    279s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/20 13:44:39    279s] (I)      
[05/20 13:44:39    279s] (I)      ============  Phase 1c Route ============
[05/20 13:44:39    279s] (I)      Usage: 168595 = (79485 H, 89110 V) = (9.17% H, 9.25% V) = (2.647e+05um H, 2.967e+05um V)
[05/20 13:44:39    279s] (I)      
[05/20 13:44:39    279s] (I)      ============  Phase 1d Route ============
[05/20 13:44:39    279s] (I)      Usage: 168595 = (79485 H, 89110 V) = (9.17% H, 9.25% V) = (2.647e+05um H, 2.967e+05um V)
[05/20 13:44:39    279s] (I)      
[05/20 13:44:39    279s] (I)      ============  Phase 1e Route ============
[05/20 13:44:39    279s] (I)      Usage: 168595 = (79485 H, 89110 V) = (9.17% H, 9.25% V) = (2.647e+05um H, 2.967e+05um V)
[05/20 13:44:39    279s] [NR-eGR] Early Global Route overflow of layer group 1: 0.21% H + 0.09% V. EstWL: 5.614213e+05um
[05/20 13:44:39    279s] (I)      
[05/20 13:44:39    279s] (I)      ============  Phase 1l Route ============
[05/20 13:44:39    280s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/20 13:44:39    280s] (I)      Layer  2:     458006     87056        12           0      634189    ( 0.00%) 
[05/20 13:44:39    280s] (I)      Layer  3:     631339    120808        61           0      633288    ( 0.00%) 
[05/20 13:44:39    280s] (I)      Layer  4:     352336     86360      1499           0      353482    ( 0.00%) 
[05/20 13:44:39    280s] (I)      Layer  5:     316516     33746         0           0      316644    ( 0.00%) 
[05/20 13:44:39    280s] (I)      Layer  6:      58368         0         0        5808       53105    ( 9.86%) 
[05/20 13:44:39    280s] (I)      Layer  7:      10600         0         0        9001        1765    (83.61%) 
[05/20 13:44:39    280s] (I)      Total:       1827165    327970      1572       14808     1992469    ( 0.74%) 
[05/20 13:44:39    280s] (I)      
[05/20 13:44:39    280s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/20 13:44:39    280s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/20 13:44:39    280s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/20 13:44:39    280s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/20 13:44:39    280s] [NR-eGR] --------------------------------------------------------------------------------
[05/20 13:44:39    280s] [NR-eGR]      li ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:44:39    280s] [NR-eGR]    met1 ( 2)        12( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/20 13:44:39    280s] [NR-eGR]    met2 ( 3)        44( 0.07%)         3( 0.00%)         0( 0.00%)   ( 0.07%) 
[05/20 13:44:39    280s] [NR-eGR]    met3 ( 4)      1075( 1.66%)        62( 0.10%)         1( 0.00%)   ( 1.76%) 
[05/20 13:44:39    280s] [NR-eGR]    met4 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:44:39    280s] [NR-eGR]    met5 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:44:39    280s] [NR-eGR]     rdl ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:44:39    280s] [NR-eGR] --------------------------------------------------------------------------------
[05/20 13:44:39    280s] [NR-eGR]        Total      1131( 0.35%)        65( 0.02%)         1( 0.00%)   ( 0.37%) 
[05/20 13:44:39    280s] [NR-eGR] 
[05/20 13:44:39    280s] (I)      Finished Global Routing ( CPU: 1.08 sec, Real: 0.22 sec, Curr Mem: 4941.03 MB )
[05/20 13:44:39    280s] (I)      total 2D Cap : 1833406 = (870419 H, 962987 V)
[05/20 13:44:39    280s] [NR-eGR] Overflow after Early Global Route 0.04% H + 0.00% V
[05/20 13:44:39    280s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 4941.0M
[05/20 13:44:39    280s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.269, REAL:0.413, MEM:4941.0M, EPOCH TIME: 1747763079.442320
[05/20 13:44:39    280s] OPERPROF: Starting HotSpotCal at level 1, MEM:4941.0M, EPOCH TIME: 1747763079.442404
[05/20 13:44:39    280s] [hotspot] +------------+---------------+---------------+
[05/20 13:44:39    280s] [hotspot] |            |   max hotspot | total hotspot |
[05/20 13:44:39    280s] [hotspot] +------------+---------------+---------------+
[05/20 13:44:39    280s] [hotspot] | normalized |          0.00 |          0.00 |
[05/20 13:44:39    280s] [hotspot] +------------+---------------+---------------+
[05/20 13:44:39    280s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/20 13:44:39    280s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/20 13:44:39    280s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.016, MEM:4941.0M, EPOCH TIME: 1747763079.458342
[05/20 13:44:39    280s] Skipped repairing congestion.
[05/20 13:44:39    280s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4941.0M, EPOCH TIME: 1747763079.458526
[05/20 13:44:39    280s] Starting Early Global Route wiring: mem = 4941.0M
[05/20 13:44:39    280s] (I)      ============= Track Assignment ============
[05/20 13:44:39    280s] (I)      Started Track Assignment (24T) ( Curr Mem: 4941.03 MB )
[05/20 13:44:39    280s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[05/20 13:44:39    280s] (I)      Run Multi-thread track assignment
[05/20 13:44:39    281s] (I)      Finished Track Assignment (24T) ( CPU: 1.08 sec, Real: 0.10 sec, Curr Mem: 4988.41 MB )
[05/20 13:44:39    281s] (I)      Started Export ( Curr Mem: 4988.41 MB )
[05/20 13:44:39    281s] [NR-eGR]               Length (um)    Vias 
[05/20 13:44:39    281s] [NR-eGR] ----------------------------------
[05/20 13:44:39    281s] [NR-eGR]  li    (1V)             0   83791 
[05/20 13:44:39    281s] [NR-eGR]  met1  (2H)        189824  108689 
[05/20 13:44:39    281s] [NR-eGR]  met2  (3V)        201574   33029 
[05/20 13:44:39    281s] [NR-eGR]  met3  (4H)         97221   30038 
[05/20 13:44:39    281s] [NR-eGR]  met4  (5V)        110270      50 
[05/20 13:44:39    281s] [NR-eGR]  met5  (6H)            28       0 
[05/20 13:44:39    281s] [NR-eGR]  rdl   (7V)             0       0 
[05/20 13:44:39    281s] [NR-eGR] ----------------------------------
[05/20 13:44:39    281s] [NR-eGR]        Total       598917  255597 
[05/20 13:44:39    281s] [NR-eGR] --------------------------------------------------------------------------
[05/20 13:44:39    281s] [NR-eGR] Total half perimeter of net bounding box: 498801um
[05/20 13:44:39    281s] [NR-eGR] Total length: 598917um, number of vias: 255597
[05/20 13:44:39    281s] [NR-eGR] --------------------------------------------------------------------------
[05/20 13:44:39    281s] [NR-eGR] Total eGR-routed clock nets wire length: 9605um, number of vias: 3066
[05/20 13:44:39    281s] [NR-eGR] --------------------------------------------------------------------------
[05/20 13:44:39    281s] (I)      Finished Export ( CPU: 0.40 sec, Real: 0.11 sec, Curr Mem: 5001.41 MB )
[05/20 13:44:39    281s] Early Global Route wiring runtime: 0.21 seconds, mem = 5001.4M
[05/20 13:44:39    281s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.492, REAL:0.215, MEM:5001.4M, EPOCH TIME: 1747763079.673082
[05/20 13:44:39    281s] Tdgp not successfully inited but do clear! skip clearing
[05/20 13:44:39    281s] End of congRepair (cpu=0:00:02.8, real=0:00:01.0)
[05/20 13:44:39    281s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/20 13:44:39    281s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/20 13:44:39    281s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/20 13:44:39    281s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[05/20 13:44:39    281s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/20 13:44:39    281s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[05/20 13:44:39    281s] <CMD> setPlaceMode -reset -congRepairMaxIter
[05/20 13:44:39    281s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[05/20 13:44:39    281s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/20 13:44:39    281s] <CMD> all_setup_analysis_views
[05/20 13:44:39    281s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:44:39    281s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[05/20 13:44:39    281s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[05/20 13:44:39    281s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[05/20 13:44:39    281s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[05/20 13:44:39    281s] <CMD> getPlaceMode -quiet -timingEffort
[05/20 13:44:39    281s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[05/20 13:44:39    281s] *** Finishing placeDesign default flow ***
[05/20 13:44:39    281s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/20 13:44:39    281s] **placeDesign ... cpu = 0: 2:48, real = 0: 0:50, mem = 4971.4M **
[05/20 13:44:39    281s] <CMD> getPlaceMode -trimView -quiet
[05/20 13:44:39    281s] <CMD> getOptMode -quiet -viewOptPolishing
[05/20 13:44:39    281s] <CMD> getOptMode -quiet -fastViewOpt
[05/20 13:44:39    281s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[05/20 13:44:39    281s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[05/20 13:44:39    281s] Tdgp not successfully inited but do clear! skip clearing
[05/20 13:44:39    281s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[05/20 13:44:39    282s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:44:39    282s] <CMD> setExtractRCMode -engine preRoute
[05/20 13:44:39    282s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[05/20 13:44:39    282s] <CMD> setPlaceMode -reset -ignoreScan
[05/20 13:44:39    282s] <CMD> setPlaceMode -reset -repairPlace
[05/20 13:44:39    282s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[05/20 13:44:39    282s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[05/20 13:44:39    282s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[05/20 13:44:39    282s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[05/20 13:44:39    282s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -quiet -clusterMode
[05/20 13:44:39    282s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[05/20 13:44:39    282s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/20 13:44:39    282s] <CMD> setPlaceMode -reset -expHiddenFastMode
[05/20 13:44:39    282s] <CMD> getPlaceMode -tcg2Pass -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/20 13:44:39    282s] <CMD> getPlaceMode -fp -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -fastfp -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -doRPlace -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[05/20 13:44:39    282s] <CMD> getPlaceMode -quickCTS -quiet
[05/20 13:44:39    282s] <CMD> set spgFlowInInitialPlace 0
[05/20 13:44:39    282s] <CMD> getPlaceMode -user -maxRouteLayer
[05/20 13:44:39    282s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[05/20 13:44:39    282s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[05/20 13:44:39    282s] <CMD> getDesignMode -quiet -flowEffort
[05/20 13:44:39    282s] <CMD> report_message -end_cmd
[05/20 13:44:39    282s] 
[05/20 13:44:39    282s] *** Summary of all messages that are not suppressed in this session:
[05/20 13:44:39    282s] Severity  ID               Count  Summary                                  
[05/20 13:44:39    282s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/20 13:44:39    282s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/20 13:44:39    282s] *** Message Summary: 3 warning(s), 0 error(s)
[05/20 13:44:39    282s] 
[05/20 13:44:39    282s] <CMD> um::create_snapshot -name final -auto min
[05/20 13:44:39    282s] <CMD> um::pop_snapshot_stack
[05/20 13:44:39    282s] <CMD> um::create_snapshot -name place_design
[05/20 13:44:39    282s] *** placeDesign #1 [finish] : cpu/real = 0:02:47.6/0:00:49.9 (3.4), totSession cpu/real = 0:04:42.0/0:01:35.0 (3.0), mem = 4971.4M
[05/20 13:44:39    282s] 
[05/20 13:44:39    282s] =============================================================================================
[05/20 13:44:39    282s]  Final TAT Report : placeDesign #1                                              21.19-s058_1
[05/20 13:44:39    282s] =============================================================================================
[05/20 13:44:39    282s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:44:39    282s] ---------------------------------------------------------------------------------------------
[05/20 13:44:39    282s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/20 13:44:39    282s] [ TimingUpdate           ]     12   0:00:02.1  (   4.2 % )     0:00:02.1 /  0:00:12.1    5.8
[05/20 13:44:39    282s] [ FullDelayCalc          ]      9   0:00:23.9  (  47.9 % )     0:00:23.9 /  0:00:54.6    2.3
[05/20 13:44:39    282s] [ MISC                   ]          0:00:23.9  (  47.8 % )     0:00:23.9 /  0:01:40.9    4.2
[05/20 13:44:39    282s] ---------------------------------------------------------------------------------------------
[05/20 13:44:39    282s]  placeDesign #1 TOTAL               0:00:49.9  ( 100.0 % )     0:00:49.9 /  0:02:47.6    3.4
[05/20 13:44:39    282s] ---------------------------------------------------------------------------------------------
[05/20 13:44:39    282s] 
[05/20 13:44:39    282s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/20 13:44:39    282s] <CMD> setDrawView place
[05/20 13:44:39    282s] <CMD> fit
[05/20 13:44:39    282s] <CMD> setOptMode -yieldEffort none
[05/20 13:44:39    282s] <CMD> setOptMode -effort high
[05/20 13:44:39    282s] <CMD> setOptMode -maxDensity 0.9
[05/20 13:44:39    282s] <CMD> setOptMode -drcMargin 0.0
[05/20 13:44:39    282s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[05/20 13:44:39    282s] <CMD> setOptMode -SimplifyNetlist false
[05/20 13:44:39    282s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/20 13:44:39    282s] <CMD> optDesign -preCTS -outDir work/report/
[05/20 13:44:39    282s] Executing: place_opt_design -opt -out_dir work/report/
[05/20 13:44:39    282s] **INFO: User settings:
[05/20 13:44:39    282s] setExtractRCMode -engine                   preRoute
[05/20 13:44:39    282s] setDelayCalMode -engine                    aae
[05/20 13:44:39    282s] setDelayCalMode -ignoreNetLoad             false
[05/20 13:44:39    282s] setOptMode -drcMargin                      0
[05/20 13:44:39    282s] setOptMode -effort                         high
[05/20 13:44:39    282s] setOptMode -fixCap                         true
[05/20 13:44:39    282s] setOptMode -fixFanoutLoad                  true
[05/20 13:44:39    282s] setOptMode -fixTran                        true
[05/20 13:44:39    282s] setOptMode -holdTargetSlack                0
[05/20 13:44:39    282s] setOptMode -maxDensity                     0.9
[05/20 13:44:39    282s] setOptMode -setupTargetSlack               0
[05/20 13:44:39    282s] setOptMode -simplifyNetlist                false
[05/20 13:44:39    282s] setOptMode -yieldEffort                    none
[05/20 13:44:39    282s] setPlaceMode -place_design_floorplan_mode  false
[05/20 13:44:39    282s] setPlaceMode -place_global_place_io_pins   true
[05/20 13:44:39    282s] setAnalysisMode -analysisType              single
[05/20 13:44:39    282s] setAnalysisMode -clkSrcPath                true
[05/20 13:44:39    282s] setAnalysisMode -clockPropagation          sdcControl
[05/20 13:44:39    282s] setAnalysisMode -virtualIPO                false
[05/20 13:44:39    282s] 
[05/20 13:44:39    282s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:04:42.0/0:01:35.0 (3.0), mem = 4971.4M
[05/20 13:44:39    282s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/20 13:44:39    282s] *** Starting GigaPlace ***
[05/20 13:44:39    282s] #optDebug: fT-E <X 2 3 1 0>
[05/20 13:44:39    282s] OPERPROF: Starting DPlace-Init at level 1, MEM:4971.4M, EPOCH TIME: 1747763079.897547
[05/20 13:44:39    282s] Processing tracks to init pin-track alignment.
[05/20 13:44:39    282s] z: 1, totalTracks: 1
[05/20 13:44:39    282s] z: 3, totalTracks: 1
[05/20 13:44:39    282s] z: 5, totalTracks: 1
[05/20 13:44:39    282s] z: 7, totalTracks: 1
[05/20 13:44:39    282s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:44:39    282s] All LLGs are deleted
[05/20 13:44:39    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:39    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:39    282s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4971.4M, EPOCH TIME: 1747763079.914712
[05/20 13:44:39    282s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4969.1M, EPOCH TIME: 1747763079.915082
[05/20 13:44:39    282s] # Building snn_fixed_16_2_4_4_2 llgBox search-tree.
[05/20 13:44:39    282s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4969.1M, EPOCH TIME: 1747763079.920292
[05/20 13:44:39    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:39    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:39    282s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4969.1M, EPOCH TIME: 1747763079.925028
[05/20 13:44:39    282s] Max number of tech site patterns supported in site array is 256.
[05/20 13:44:39    282s] Core basic site is unit
[05/20 13:44:39    282s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4969.1M, EPOCH TIME: 1747763079.940256
[05/20 13:44:39    282s] After signature check, allow fast init is true, keep pre-filter is true.
[05/20 13:44:39    282s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/20 13:44:39    282s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.034, REAL:0.024, MEM:4969.1M, EPOCH TIME: 1747763079.964092
[05/20 13:44:39    282s] SiteArray: non-trimmed site array dimensions = 210 x 2099
[05/20 13:44:39    282s] SiteArray: use 2,420,736 bytes
[05/20 13:44:39    282s] SiteArray: current memory after site array memory allocation 4971.4M
[05/20 13:44:39    282s] SiteArray: FP blocked sites are writable
[05/20 13:44:39    282s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:44:39    282s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:4971.4M, EPOCH TIME: 1747763079.969206
[05/20 13:44:39    282s] Process 633 wires and vias for routing blockage analysis
[05/20 13:44:39    282s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.034, REAL:0.025, MEM:4971.4M, EPOCH TIME: 1747763079.993805
[05/20 13:44:40    282s] SiteArray: number of non floorplan blocked sites for llg default is 440790
[05/20 13:44:40    282s] Atter site array init, number of instance map data is 0.
[05/20 13:44:40    282s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.204, REAL:0.079, MEM:4971.4M, EPOCH TIME: 1747763080.004187
[05/20 13:44:40    282s] 
[05/20 13:44:40    282s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:40    282s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:40    282s] OPERPROF:     Starting CMU at level 3, MEM:4971.4M, EPOCH TIME: 1747763080.018817
[05/20 13:44:40    282s] OPERPROF:     Finished CMU at level 3, CPU:0.021, REAL:0.016, MEM:4971.4M, EPOCH TIME: 1747763080.034523
[05/20 13:44:40    282s] 
[05/20 13:44:40    282s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:44:40    282s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.120, MEM:4971.4M, EPOCH TIME: 1747763080.039816
[05/20 13:44:40    282s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4971.4M, EPOCH TIME: 1747763080.039948
[05/20 13:44:40    282s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.014, REAL:0.010, MEM:4971.4M, EPOCH TIME: 1747763080.049904
[05/20 13:44:40    282s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4971.4MB).
[05/20 13:44:40    282s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.297, REAL:0.161, MEM:4971.4M, EPOCH TIME: 1747763080.059028
[05/20 13:44:40    282s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4971.4M, EPOCH TIME: 1747763080.059110
[05/20 13:44:40    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:44:40    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:40    282s] All LLGs are deleted
[05/20 13:44:40    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:40    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:40    282s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4971.4M, EPOCH TIME: 1747763080.078983
[05/20 13:44:40    282s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.004, REAL:0.004, MEM:4971.4M, EPOCH TIME: 1747763080.082621
[05/20 13:44:40    282s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.119, REAL:0.025, MEM:4971.4M, EPOCH TIME: 1747763080.084473
[05/20 13:44:40    282s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:42.5/0:01:35.3 (3.0), mem = 4971.4M
[05/20 13:44:40    282s] VSMManager cleared!
[05/20 13:44:40    282s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:42.5/0:01:35.3 (3.0), mem = 4971.4M
[05/20 13:44:40    282s] 
[05/20 13:44:40    282s] =============================================================================================
[05/20 13:44:40    282s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.19-s058_1
[05/20 13:44:40    282s] =============================================================================================
[05/20 13:44:40    282s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:44:40    282s] ---------------------------------------------------------------------------------------------
[05/20 13:44:40    282s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:40    282s] ---------------------------------------------------------------------------------------------
[05/20 13:44:40    282s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:40    282s] ---------------------------------------------------------------------------------------------
[05/20 13:44:40    282s] 
[05/20 13:44:40    282s] Enable CTE adjustment.
[05/20 13:44:40    282s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2309.1M, totSessionCpu=0:04:42 **
[05/20 13:44:40    282s] Info: 24 threads available for lower-level modules during optimization.
[05/20 13:44:40    282s] GigaOpt running with 24 threads.
[05/20 13:44:40    282s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:42.5/0:01:35.3 (3.0), mem = 4971.4M
[05/20 13:44:40    282s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/20 13:44:40    282s] OPERPROF: Starting DPlace-Init at level 1, MEM:4971.4M, EPOCH TIME: 1747763080.115117
[05/20 13:44:40    282s] Processing tracks to init pin-track alignment.
[05/20 13:44:40    282s] z: 1, totalTracks: 1
[05/20 13:44:40    282s] z: 3, totalTracks: 1
[05/20 13:44:40    282s] z: 5, totalTracks: 1
[05/20 13:44:40    282s] z: 7, totalTracks: 1
[05/20 13:44:40    282s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:44:40    282s] All LLGs are deleted
[05/20 13:44:40    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:40    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:40    282s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4971.4M, EPOCH TIME: 1747763080.126752
[05/20 13:44:40    282s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4971.4M, EPOCH TIME: 1747763080.126920
[05/20 13:44:40    282s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4971.4M, EPOCH TIME: 1747763080.131486
[05/20 13:44:40    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:40    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:40    282s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4971.4M, EPOCH TIME: 1747763080.132308
[05/20 13:44:40    282s] Max number of tech site patterns supported in site array is 256.
[05/20 13:44:40    282s] Core basic site is unit
[05/20 13:44:40    282s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4971.4M, EPOCH TIME: 1747763080.145111
[05/20 13:44:40    282s] After signature check, allow fast init is true, keep pre-filter is true.
[05/20 13:44:40    282s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/20 13:44:40    282s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.034, REAL:0.024, MEM:4971.4M, EPOCH TIME: 1747763080.168772
[05/20 13:44:40    282s] Fast DP-INIT is on for default
[05/20 13:44:40    282s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:44:40    282s] Atter site array init, number of instance map data is 0.
[05/20 13:44:40    282s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.042, MEM:4971.4M, EPOCH TIME: 1747763080.174084
[05/20 13:44:40    282s] 
[05/20 13:44:40    282s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:40    282s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:40    282s] OPERPROF:     Starting CMU at level 3, MEM:4971.4M, EPOCH TIME: 1747763080.187777
[05/20 13:44:40    282s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:4971.4M, EPOCH TIME: 1747763080.189858
[05/20 13:44:40    282s] 
[05/20 13:44:40    282s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:44:40    282s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.062, MEM:4971.4M, EPOCH TIME: 1747763080.193748
[05/20 13:44:40    282s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4971.4M, EPOCH TIME: 1747763080.193883
[05/20 13:44:40    282s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.014, REAL:0.012, MEM:4971.4M, EPOCH TIME: 1747763080.205391
[05/20 13:44:40    282s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4971.4MB).
[05/20 13:44:40    282s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.122, REAL:0.100, MEM:4971.4M, EPOCH TIME: 1747763080.215196
[05/20 13:44:40    282s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4971.4M, EPOCH TIME: 1747763080.215355
[05/20 13:44:40    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:44:40    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:40    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:40    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:40    282s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.115, REAL:0.022, MEM:4971.4M, EPOCH TIME: 1747763080.236996
[05/20 13:44:40    282s] 
[05/20 13:44:40    282s] Trim Metal Layers:
[05/20 13:44:40    282s] LayerId::1 widthSet size::1
[05/20 13:44:40    282s] LayerId::2 widthSet size::1
[05/20 13:44:40    282s] LayerId::3 widthSet size::1
[05/20 13:44:40    282s] LayerId::4 widthSet size::1
[05/20 13:44:40    282s] LayerId::5 widthSet size::1
[05/20 13:44:40    282s] LayerId::6 widthSet size::1
[05/20 13:44:40    282s] LayerId::7 widthSet size::1
[05/20 13:44:40    282s] Updating RC grid for preRoute extraction ...
[05/20 13:44:40    282s] eee: pegSigSF::1.070000
[05/20 13:44:40    282s] 
[05/20 13:44:40    282s] Creating Lib Analyzer ...
[05/20 13:44:40    282s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 11 threads.
[05/20 13:44:40    282s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/20 13:44:40    282s] Total number of usable buffers from Lib Analyzer: 11 ( scs130lp_clkbuf_1 scs130lp_buf_1 scs130lp_clkbuf_2 scs130lp_buf_2 scs130lp_clkbuf_4 scs130lp_buf_4 scs130lp_dlymetal6s2s_1 scs130lp_clkbuf_8 scs130lp_buf_8 scs130lp_clkbuf_16 scs130lp_buf_16)
[05/20 13:44:40    282s] Total number of usable inverters from Lib Analyzer: 23 ( scs130lp_inv_1 scs130lp_invlp_1 scs130lp_inv_lp scs130lp_inv_2 scs130lp_clkinv_lp2 scs130lp_clkinv_lp scs130lp_clkinv_1 scs130lp_clkinvlp_2 scs130lp_clkinv_2 scs130lp_invlp_2 scs130lp_inv_4 scs130lp_clkinvlp_4 scs130lp_clkinv_4 scs130lp_invlp_4 scs130lp_inv_8 scs130lp_clkinvlp_8 scs130lp_clkinv_8 scs130lp_bufinv_8 scs130lp_invlp_8 scs130lp_inv_16 scs130lp_clkinvlp_16 scs130lp_clkinv_16 scs130lp_bufinv_16)
[05/20 13:44:40    282s] Total number of usable delay cells from Lib Analyzer: 25 ( scs130lp_clkbuf_lp scs130lp_buflp_1 scs130lp_buf_lp scs130lp_clkbuflp_2 scs130lp_buflp_2 scs130lp_dlygate4s50_1 scs130lp_dlygate4s18_1 scs130lp_dlygate4s15_1 scs130lp_clkdlybuf4s50_1 scs130lp_clkdlybuf4s25_1 scs130lp_clkdlybuf4s18_1 scs130lp_clkdlybuf4s15_1 scs130lp_clkbuflp_4 scs130lp_dlymetal6s6s_1 scs130lp_dlymetal6s4s_1 scs130lp_clkdlybuf4s50_2 scs130lp_clkdlybuf4s25_2 scs130lp_clkdlybuf4s18_2 scs130lp_clkdlybuf4s15_2 scs130lp_buflp_4 scs130lp_clkbuflp_8 scs130lp_bufbuf_8 scs130lp_buflp_8 scs130lp_clkbuflp_16 scs130lp_bufbuf_16)
[05/20 13:44:40    282s] 
[05/20 13:44:41    283s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:44 mem=4977.4M
[05/20 13:44:41    283s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:44 mem=4977.4M
[05/20 13:44:41    283s] Creating Lib Analyzer, finished. 
[05/20 13:44:41    283s] AAE DB initialization (MEM=4786.64 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/20 13:44:41    283s] #optDebug: fT-S <1 2 3 1 0>
[05/20 13:44:41    283s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/20 13:44:41    283s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/20 13:44:41    283s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2303.9M, totSessionCpu=0:04:44 **
[05/20 13:44:41    283s] *** optDesign -preCTS ***
[05/20 13:44:41    283s] DRC Margin: user margin 0.0; extra margin 0.2
[05/20 13:44:41    283s] Setup Target Slack: user slack 0; extra slack 0.0
[05/20 13:44:41    283s] Hold Target Slack: user slack 0
[05/20 13:44:41    283s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/20 13:44:41    283s] Type 'man IMPOPT-3195' for more detail.
[05/20 13:44:41    283s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4786.6M, EPOCH TIME: 1747763081.456790
[05/20 13:44:41    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:41    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:41    283s] 
[05/20 13:44:41    283s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:41    283s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:41    283s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.028, MEM:4786.6M, EPOCH TIME: 1747763081.485266
[05/20 13:44:41    283s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:44:41    283s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:41    283s] 
[05/20 13:44:41    283s] TimeStamp Deleting Cell Server Begin ...
[05/20 13:44:41    283s] Deleting Lib Analyzer.
[05/20 13:44:41    283s] 
[05/20 13:44:41    283s] TimeStamp Deleting Cell Server End ...
[05/20 13:44:41    283s] Multi-VT timing optimization disabled based on library information.
[05/20 13:44:41    283s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/20 13:44:41    283s] 
[05/20 13:44:41    283s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/20 13:44:41    283s] Summary for sequential cells identification: 
[05/20 13:44:41    283s]   Identified SBFF number: 53
[05/20 13:44:41    283s]   Identified MBFF number: 0
[05/20 13:44:41    283s]   Identified SB Latch number: 0
[05/20 13:44:41    283s]   Identified MB Latch number: 0
[05/20 13:44:41    283s]   Not identified SBFF number: 0
[05/20 13:44:41    283s]   Not identified MBFF number: 0
[05/20 13:44:41    283s]   Not identified SB Latch number: 0
[05/20 13:44:41    283s]   Not identified MB Latch number: 0
[05/20 13:44:41    283s]   Number of sequential cells which are not FFs: 35
[05/20 13:44:41    283s]  Visiting view : Default
[05/20 13:44:41    283s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:44:41    283s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:44:41    283s]  Visiting view : Default
[05/20 13:44:41    283s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:44:41    283s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:44:41    283s] TLC MultiMap info (StdDelay):
[05/20 13:44:41    283s]   : Delay + libSTD + 1 + no RcCorner := 31.4ps
[05/20 13:44:41    283s]   : Delay + libSTD + 1 + rc := 35.3ps
[05/20 13:44:41    283s]  Setting StdDelay to: 35.3ps
[05/20 13:44:41    283s] 
[05/20 13:44:41    283s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/20 13:44:41    284s] 
[05/20 13:44:41    284s] TimeStamp Deleting Cell Server Begin ...
[05/20 13:44:41    284s] 
[05/20 13:44:41    284s] TimeStamp Deleting Cell Server End ...
[05/20 13:44:41    284s] 
[05/20 13:44:41    284s] Creating Lib Analyzer ...
[05/20 13:44:41    284s] 
[05/20 13:44:41    284s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/20 13:44:41    284s] Summary for sequential cells identification: 
[05/20 13:44:41    284s]   Identified SBFF number: 53
[05/20 13:44:41    284s]   Identified MBFF number: 0
[05/20 13:44:41    284s]   Identified SB Latch number: 0
[05/20 13:44:41    284s]   Identified MB Latch number: 0
[05/20 13:44:41    284s]   Not identified SBFF number: 0
[05/20 13:44:41    284s]   Not identified MBFF number: 0
[05/20 13:44:41    284s]   Not identified SB Latch number: 0
[05/20 13:44:41    284s]   Not identified MB Latch number: 0
[05/20 13:44:41    284s]   Number of sequential cells which are not FFs: 35
[05/20 13:44:41    284s]  Visiting view : Default
[05/20 13:44:41    284s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:44:41    284s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:44:41    284s]  Visiting view : Default
[05/20 13:44:41    284s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:44:41    284s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:44:41    284s] TLC MultiMap info (StdDelay):
[05/20 13:44:41    284s]   : Delay + libSTD + 1 + no RcCorner := 31.4ps
[05/20 13:44:41    284s]   : Delay + libSTD + 1 + rc := 35.3ps
[05/20 13:44:41    284s]  Setting StdDelay to: 35.3ps
[05/20 13:44:41    284s] 
[05/20 13:44:41    284s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/20 13:44:41    284s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 11 threads.
[05/20 13:44:41    284s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/20 13:44:41    284s] Total number of usable buffers from Lib Analyzer: 10 ( scs130lp_clkbuf_1 scs130lp_buf_1 scs130lp_clkbuf_2 scs130lp_buf_2 scs130lp_clkbuf_4 scs130lp_buf_4 scs130lp_clkbuf_8 scs130lp_buf_8 scs130lp_clkbuf_16 scs130lp_buf_16)
[05/20 13:44:41    284s] Total number of usable inverters from Lib Analyzer: 13 ( scs130lp_inv_1 scs130lp_inv_2 scs130lp_clkinv_1 scs130lp_clkinv_2 scs130lp_inv_4 scs130lp_clkinvlp_4 scs130lp_clkinv_4 scs130lp_inv_8 scs130lp_clkinv_8 scs130lp_bufinv_8 scs130lp_inv_16 scs130lp_clkinv_16 scs130lp_bufinv_16)
[05/20 13:44:41    284s] Total number of usable delay cells from Lib Analyzer: 25 ( scs130lp_clkbuf_lp scs130lp_buflp_1 scs130lp_buf_lp scs130lp_clkbuflp_2 scs130lp_buflp_2 scs130lp_dlygate4s50_1 scs130lp_dlygate4s18_1 scs130lp_dlygate4s15_1 scs130lp_clkdlybuf4s50_1 scs130lp_clkdlybuf4s25_1 scs130lp_clkdlybuf4s18_1 scs130lp_clkdlybuf4s15_1 scs130lp_clkbuflp_4 scs130lp_dlymetal6s6s_1 scs130lp_dlymetal6s4s_1 scs130lp_clkdlybuf4s50_2 scs130lp_clkdlybuf4s25_2 scs130lp_clkdlybuf4s18_2 scs130lp_clkdlybuf4s15_2 scs130lp_buflp_4 scs130lp_clkbuflp_8 scs130lp_bufbuf_8 scs130lp_buflp_8 scs130lp_clkbuflp_16 scs130lp_bufbuf_16)
[05/20 13:44:41    284s] 
[05/20 13:44:42    284s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:45 mem=4786.6M
[05/20 13:44:42    284s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:45 mem=4786.6M
[05/20 13:44:42    284s] Creating Lib Analyzer, finished. 
[05/20 13:44:42    284s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4786.6M, EPOCH TIME: 1747763082.430346
[05/20 13:44:42    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:42    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:42    284s] All LLGs are deleted
[05/20 13:44:42    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:42    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:42    284s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4786.6M, EPOCH TIME: 1747763082.430555
[05/20 13:44:42    284s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4786.6M, EPOCH TIME: 1747763082.430670
[05/20 13:44:42    284s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4786.6M, EPOCH TIME: 1747763082.431504
[05/20 13:44:42    284s] {MMLU 0 0 26941}
[05/20 13:44:42    284s] ### Creating LA Mngr. totSessionCpu=0:04:45 mem=4786.6M
[05/20 13:44:42    284s] ### Creating LA Mngr, finished. totSessionCpu=0:04:45 mem=4786.6M
[05/20 13:44:42    284s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4786.64 MB )
[05/20 13:44:42    284s] (I)      ======================== Layers ========================
[05/20 13:44:42    284s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:42    284s] (I)      | DB# | ID |         Name |      Type | #Masks | Extra |
[05/20 13:44:42    284s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:42    284s] (I)      |  33 |  0 |        licon |       cut |      1 |       |
[05/20 13:44:42    284s] (I)      |   1 |  1 |           li |      wire |      1 |       |
[05/20 13:44:42    284s] (I)      |  34 |  1 |         mcon |       cut |      1 |       |
[05/20 13:44:42    284s] (I)      |   2 |  2 |         met1 |      wire |      1 |       |
[05/20 13:44:42    284s] (I)      |  35 |  2 |         via1 |       cut |      1 |       |
[05/20 13:44:42    284s] (I)      |   3 |  3 |         met2 |      wire |      1 |       |
[05/20 13:44:42    284s] (I)      |  36 |  3 |         via2 |       cut |      1 |       |
[05/20 13:44:42    284s] (I)      |   4 |  4 |         met3 |      wire |      1 |       |
[05/20 13:44:42    284s] (I)      |  37 |  4 |         via3 |       cut |      1 |       |
[05/20 13:44:42    284s] (I)      |   5 |  5 |         met4 |      wire |      1 |       |
[05/20 13:44:42    284s] (I)      |  38 |  5 |         via4 |       cut |      1 |       |
[05/20 13:44:42    284s] (I)      |   6 |  6 |         met5 |      wire |      1 |       |
[05/20 13:44:42    284s] (I)      |  39 |  6 |       rdlcon |       cut |      1 |       |
[05/20 13:44:42    284s] (I)      |   7 |  7 |          rdl |      wire |      1 |       |
[05/20 13:44:42    284s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:42    284s] (I)      |  64 | 64 | OverlapCheck |   overlap |        |       |
[05/20 13:44:42    284s] (I)      |  65 | 65 |        pwell |     other |        |    MS |
[05/20 13:44:42    284s] (I)      |  66 | 66 |        nwell |     other |        |    MS |
[05/20 13:44:42    284s] (I)      |  67 | 67 |       dnwell |     other |        |    MS |
[05/20 13:44:42    284s] (I)      |  68 | 68 |         diff | diffusion |        |    MS |
[05/20 13:44:42    284s] (I)      |  69 | 69 |         nsdm |   implant |        |       |
[05/20 13:44:42    284s] (I)      |  70 | 70 |         psdm |   implant |        |       |
[05/20 13:44:42    284s] (I)      |   0 |  0 |         poly |     other |        |    MS |
[05/20 13:44:42    284s] (I)      |  71 | 71 |          npc |     other |        |    MS |
[05/20 13:44:42    284s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:42    284s] (I)      Started Import and model ( Curr Mem: 4786.64 MB )
[05/20 13:44:42    284s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:44:42    284s] (I)      Number of ignored instance 0
[05/20 13:44:42    284s] (I)      Number of inbound cells 0
[05/20 13:44:42    284s] (I)      Number of opened ILM blockages 0
[05/20 13:44:42    284s] (I)      Number of instances temporarily fixed by detailed placement 4346
[05/20 13:44:42    284s] (I)      numMoveCells=21318, numMacros=0  numPads=8  numMultiRowHeightInsts=0
[05/20 13:44:42    284s] (I)      cell height: 3330, count: 21318
[05/20 13:44:42    285s] (I)      Number of nets = 26941 ( 0 ignored )
[05/20 13:44:42    285s] (I)      Read rows... (mem=4799.5M)
[05/20 13:44:42    285s] (I)      rowRegion is not equal to core box, resetting core box
[05/20 13:44:42    285s] (I)      rowRegion : (4080, 4080) - (1011600, 703380)
[05/20 13:44:42    285s] (I)      coreBox   : (4080, 4080) - (1011840, 703380)
[05/20 13:44:42    285s] (I)      Done Read rows (cpu=0.000s, mem=4799.5M)
[05/20 13:44:42    285s] (I)      Identified Clock instances: Flop 800, Clock buffer/inverter 0, Gate 0, Logic 0
[05/20 13:44:42    285s] (I)      Read module constraints... (mem=4799.5M)
[05/20 13:44:42    285s] (I)      Done Read module constraints (cpu=0.000s, mem=4799.5M)
[05/20 13:44:42    285s] (I)      == Non-default Options ==
[05/20 13:44:42    285s] (I)      Maximum routing layer                              : 7
[05/20 13:44:42    285s] (I)      Buffering-aware routing                            : true
[05/20 13:44:42    285s] (I)      Spread congestion away from blockages              : true
[05/20 13:44:42    285s] (I)      Number of threads                                  : 24
[05/20 13:44:42    285s] (I)      Overflow penalty cost                              : 10
[05/20 13:44:42    285s] (I)      Source-to-sink ratio                               : 0.300000
[05/20 13:44:42    285s] (I)      Method to set GCell size                           : row
[05/20 13:44:42    285s] (I)      Counted 1705 PG shapes. We will not process PG shapes layer by layer.
[05/20 13:44:42    285s] (I)      Use row-based GCell size
[05/20 13:44:42    285s] (I)      Use row-based GCell align
[05/20 13:44:42    285s] (I)      layer 0 area = 28899
[05/20 13:44:42    285s] (I)      layer 1 area = 83000
[05/20 13:44:42    285s] (I)      layer 2 area = 67600
[05/20 13:44:42    285s] (I)      layer 3 area = 240000
[05/20 13:44:42    285s] (I)      layer 4 area = 240000
[05/20 13:44:42    285s] (I)      layer 5 area = 2560000
[05/20 13:44:42    285s] (I)      layer 6 area = 100000000
[05/20 13:44:42    285s] (I)      GCell unit size   : 3330
[05/20 13:44:42    285s] (I)      GCell multiplier  : 1
[05/20 13:44:42    285s] (I)      GCell row height  : 3330
[05/20 13:44:42    285s] (I)      Actual row height : 3330
[05/20 13:44:42    285s] (I)      GCell align ref   : 4080 4080
[05/20 13:44:42    285s] [NR-eGR] Track table information for default rule: 
[05/20 13:44:42    285s] [NR-eGR] li has single uniform track structure
[05/20 13:44:42    285s] [NR-eGR] met1 has single uniform track structure
[05/20 13:44:42    285s] [NR-eGR] met2 has single uniform track structure
[05/20 13:44:42    285s] [NR-eGR] met3 has single uniform track structure
[05/20 13:44:42    285s] [NR-eGR] met4 has single uniform track structure
[05/20 13:44:42    285s] [NR-eGR] met5 has single uniform track structure
[05/20 13:44:42    285s] [NR-eGR] rdl has single uniform track structure
[05/20 13:44:42    285s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[05/20 13:44:42    285s] [NR-eGR] No double-cut via on layer 6
[05/20 13:44:42    285s] (I)      ============== Default via ===============
[05/20 13:44:42    285s] (I)      +---+------------------+-----------------+
[05/20 13:44:42    285s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/20 13:44:42    285s] (I)      +---+------------------+-----------------+
[05/20 13:44:42    285s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[05/20 13:44:42    285s] (I)      | 2 |    6  M1M2_PR    |    6  M1M2_PR   |
[05/20 13:44:42    285s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[05/20 13:44:42    285s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[05/20 13:44:42    285s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[05/20 13:44:42    285s] (I)      | 6 |                  |                 |
[05/20 13:44:42    285s] (I)      +---+------------------+-----------------+
[05/20 13:44:42    285s] [NR-eGR] Read 1502 PG shapes
[05/20 13:44:42    285s] [NR-eGR] Read 0 clock shapes
[05/20 13:44:42    285s] [NR-eGR] Read 0 other shapes
[05/20 13:44:42    285s] [NR-eGR] #Routing Blockages  : 0
[05/20 13:44:42    285s] [NR-eGR] #Instance Blockages : 73068
[05/20 13:44:42    285s] [NR-eGR] #PG Blockages       : 1502
[05/20 13:44:42    285s] [NR-eGR] #Halo Blockages     : 0
[05/20 13:44:42    285s] [NR-eGR] #Boundary Blockages : 0
[05/20 13:44:42    285s] [NR-eGR] #Clock Blockages    : 0
[05/20 13:44:42    285s] [NR-eGR] #Other Blockages    : 0
[05/20 13:44:42    285s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/20 13:44:42    285s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/20 13:44:42    285s] [NR-eGR] Read 26941 nets ( ignored 0 )
[05/20 13:44:42    285s] (I)      early_global_route_priority property id does not exist.
[05/20 13:44:42    285s] (I)      Read Num Blocks=74570  Num Prerouted Wires=0  Num CS=0
[05/20 13:44:42    285s] (I)      Layer 1 (H) : #blockages 74136 : #preroutes 0
[05/20 13:44:42    285s] (I)      Layer 2 (V) : #blockages 434 : #preroutes 0
[05/20 13:44:42    285s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:42    285s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:42    285s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:42    285s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:42    285s] (I)      Number of ignored nets                =      0
[05/20 13:44:42    285s] (I)      Number of connected nets              =      0
[05/20 13:44:42    285s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/20 13:44:42    285s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/20 13:44:42    285s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/20 13:44:42    285s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/20 13:44:42    285s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/20 13:44:42    285s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/20 13:44:42    285s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/20 13:44:42    285s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/20 13:44:42    285s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/20 13:44:42    285s] (I)      Constructing bin map
[05/20 13:44:42    285s] (I)      Initialize bin information with width=6660 height=6660
[05/20 13:44:42    285s] (I)      Done constructing bin map
[05/20 13:44:42    285s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/20 13:44:42    285s] (I)      Ndr track 0 does not exist
[05/20 13:44:42    285s] (I)      ---------------------Grid Graph Info--------------------
[05/20 13:44:42    285s] (I)      Routing area        : (0, 0) - (1015920, 707540)
[05/20 13:44:42    285s] (I)      Core area           : (4080, 4080) - (1011600, 703380)
[05/20 13:44:42    285s] (I)      Site width          :   480  (dbu)
[05/20 13:44:42    285s] (I)      Row height          :  3330  (dbu)
[05/20 13:44:42    285s] (I)      GCell row height    :  3330  (dbu)
[05/20 13:44:42    285s] (I)      GCell width         :  3330  (dbu)
[05/20 13:44:42    285s] (I)      GCell height        :  3330  (dbu)
[05/20 13:44:42    285s] (I)      Grid                :   305   213     7
[05/20 13:44:42    285s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[05/20 13:44:42    285s] (I)      Vertical capacity   :     0     0  3330     0  3330     0  3330
[05/20 13:44:42    285s] (I)      Horizontal capacity :     0  3330     0  3330     0  3330     0
[05/20 13:44:42    285s] (I)      Default wire width  :   170   140   140   300   300  1600 10000
[05/20 13:44:42    285s] (I)      Default wire space  :   170   140   140   300   300  1600 10000
[05/20 13:44:42    285s] (I)      Default wire pitch  :   340   280   280   600   600  3200 20000
[05/20 13:44:42    285s] (I)      Default pitch size  :   340   340   340   610   680  3660 20000
[05/20 13:44:42    285s] (I)      First track coord   :   170   170   170   590   850  4250 14080
[05/20 13:44:42    285s] (I)      Num tracks per GCell:  9.79  9.79  9.79  5.46  4.90  0.91  0.17
[05/20 13:44:42    285s] (I)      Total num of tracks :  2988  2081  2988  1159  1493   192    50
[05/20 13:44:42    285s] (I)      Num of masks        :     1     1     1     1     1     1     1
[05/20 13:44:42    285s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[05/20 13:44:42    285s] (I)      --------------------------------------------------------
[05/20 13:44:42    285s] 
[05/20 13:44:42    285s] [NR-eGR] ============ Routing rule table ============
[05/20 13:44:42    285s] [NR-eGR] Rule id: 0  Nets: 26941
[05/20 13:44:42    285s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/20 13:44:42    285s] (I)                    Layer    2    3    4    5     6      7 
[05/20 13:44:42    285s] (I)                    Pitch  340  340  610  680  3660  20000 
[05/20 13:44:42    285s] (I)             #Used tracks    1    1    1    1     1      1 
[05/20 13:44:42    285s] (I)       #Fully used tracks    1    1    1    1     1      1 
[05/20 13:44:42    285s] [NR-eGR] ========================================
[05/20 13:44:42    285s] [NR-eGR] 
[05/20 13:44:42    285s] (I)      =============== Blocked Tracks ===============
[05/20 13:44:42    285s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:42    285s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/20 13:44:42    285s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:42    285s] (I)      |     1 |       0 |        0 |         0.00% |
[05/20 13:44:42    285s] (I)      |     2 |  634705 |   187072 |        29.47% |
[05/20 13:44:42    285s] (I)      |     3 |  636444 |     2120 |         0.33% |
[05/20 13:44:42    285s] (I)      |     4 |  353495 |        0 |         0.00% |
[05/20 13:44:42    285s] (I)      |     5 |  318009 |        0 |         0.00% |
[05/20 13:44:42    285s] (I)      |     6 |   58560 |        0 |         0.00% |
[05/20 13:44:42    285s] (I)      |     7 |   10650 |        0 |         0.00% |
[05/20 13:44:42    285s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:42    285s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 4811.21 MB )
[05/20 13:44:42    285s] (I)      Reset routing kernel
[05/20 13:44:42    285s] (I)      Started Global Routing ( Curr Mem: 4811.21 MB )
[05/20 13:44:42    285s] (I)      totalPins=83797  totalGlobalPin=82491 (98.44%)
[05/20 13:44:42    285s] (I)      total 2D Cap : 1829448 = (866465 H, 962983 V)
[05/20 13:44:42    285s] (I)      #blocked areas for congestion spreading : 0
[05/20 13:44:42    285s] [NR-eGR] Layer group 1: route 26941 net(s) in layer range [2, 7]
[05/20 13:44:42    285s] (I)      
[05/20 13:44:42    285s] (I)      ============  Phase 1a Route ============
[05/20 13:44:42    285s] (I)      Usage: 170074 = (80371 H, 89703 V) = (9.28% H, 9.32% V) = (2.676e+05um H, 2.987e+05um V)
[05/20 13:44:42    285s] (I)      
[05/20 13:44:42    285s] (I)      ============  Phase 1b Route ============
[05/20 13:44:42    285s] (I)      Usage: 170074 = (80371 H, 89703 V) = (9.28% H, 9.32% V) = (2.676e+05um H, 2.987e+05um V)
[05/20 13:44:42    285s] (I)      Overflow of layer group 1: 0.23% H + 0.12% V. EstWL: 5.663464e+05um
[05/20 13:44:42    285s] (I)      Congestion metric : 0.23%H 0.12%V, 0.35%HV
[05/20 13:44:42    285s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/20 13:44:42    285s] (I)      
[05/20 13:44:42    285s] (I)      ============  Phase 1c Route ============
[05/20 13:44:42    285s] (I)      Usage: 170074 = (80371 H, 89703 V) = (9.28% H, 9.32% V) = (2.676e+05um H, 2.987e+05um V)
[05/20 13:44:42    285s] (I)      
[05/20 13:44:42    285s] (I)      ============  Phase 1d Route ============
[05/20 13:44:42    285s] (I)      Usage: 170074 = (80371 H, 89703 V) = (9.28% H, 9.32% V) = (2.676e+05um H, 2.987e+05um V)
[05/20 13:44:42    285s] (I)      
[05/20 13:44:42    285s] (I)      ============  Phase 1e Route ============
[05/20 13:44:42    285s] (I)      Usage: 170074 = (80371 H, 89703 V) = (9.28% H, 9.32% V) = (2.676e+05um H, 2.987e+05um V)
[05/20 13:44:42    285s] [NR-eGR] Early Global Route overflow of layer group 1: 0.23% H + 0.12% V. EstWL: 5.663464e+05um
[05/20 13:44:42    285s] (I)      
[05/20 13:44:42    285s] (I)      ============  Phase 1l Route ============
[05/20 13:44:42    286s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/20 13:44:42    286s] (I)      Layer  2:     458006     87914        16           0      634189    ( 0.00%) 
[05/20 13:44:42    286s] (I)      Layer  3:     631339    121222        62           0      633288    ( 0.00%) 
[05/20 13:44:42    286s] (I)      Layer  4:     352336     85798      1477           0      353482    ( 0.00%) 
[05/20 13:44:42    286s] (I)      Layer  5:     316516     33447         0           0      316644    ( 0.00%) 
[05/20 13:44:42    286s] (I)      Layer  6:      58368         0         0        5808       53105    ( 9.86%) 
[05/20 13:44:42    286s] (I)      Layer  7:      10600         0         0        9001        1765    (83.61%) 
[05/20 13:44:42    286s] (I)      Total:       1827165    328381      1555       14808     1992469    ( 0.74%) 
[05/20 13:44:42    286s] (I)      
[05/20 13:44:42    286s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/20 13:44:42    286s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/20 13:44:42    286s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/20 13:44:42    286s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/20 13:44:42    286s] [NR-eGR] --------------------------------------------------------------------------------
[05/20 13:44:42    286s] [NR-eGR]      li ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:44:42    286s] [NR-eGR]    met1 ( 2)        16( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/20 13:44:42    286s] [NR-eGR]    met2 ( 3)        46( 0.07%)         1( 0.00%)         0( 0.00%)   ( 0.07%) 
[05/20 13:44:42    286s] [NR-eGR]    met3 ( 4)      1077( 1.66%)        59( 0.09%)         1( 0.00%)   ( 1.76%) 
[05/20 13:44:42    286s] [NR-eGR]    met4 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:44:42    286s] [NR-eGR]    met5 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:44:42    286s] [NR-eGR]     rdl ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:44:42    286s] [NR-eGR] --------------------------------------------------------------------------------
[05/20 13:44:42    286s] [NR-eGR]        Total      1139( 0.35%)        60( 0.02%)         1( 0.00%)   ( 0.37%) 
[05/20 13:44:42    286s] [NR-eGR] 
[05/20 13:44:42    286s] (I)      Finished Global Routing ( CPU: 0.89 sec, Real: 0.20 sec, Curr Mem: 4819.21 MB )
[05/20 13:44:42    286s] (I)      total 2D Cap : 1833406 = (870419 H, 962987 V)
[05/20 13:44:42    286s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[05/20 13:44:42    286s] (I)      ============= Track Assignment ============
[05/20 13:44:42    286s] (I)      Started Track Assignment (24T) ( Curr Mem: 4819.21 MB )
[05/20 13:44:42    286s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[05/20 13:44:42    286s] (I)      Run Multi-thread track assignment
[05/20 13:44:43    287s] (I)      Finished Track Assignment (24T) ( CPU: 1.08 sec, Real: 0.09 sec, Curr Mem: 4828.16 MB )
[05/20 13:44:43    287s] (I)      Started Export ( Curr Mem: 4828.16 MB )
[05/20 13:44:43    287s] [NR-eGR]               Length (um)    Vias 
[05/20 13:44:43    287s] [NR-eGR] ----------------------------------
[05/20 13:44:43    287s] [NR-eGR]  li    (1V)             0   83791 
[05/20 13:44:43    287s] [NR-eGR]  met1  (2H)        192401  109296 
[05/20 13:44:43    287s] [NR-eGR]  met2  (3V)        204959   32842 
[05/20 13:44:43    287s] [NR-eGR]  met3  (4H)         97428   29647 
[05/20 13:44:43    287s] [NR-eGR]  met4  (5V)        108786      40 
[05/20 13:44:43    287s] [NR-eGR]  met5  (6H)            17       0 
[05/20 13:44:43    287s] [NR-eGR]  rdl   (7V)             0       0 
[05/20 13:44:43    287s] [NR-eGR] ----------------------------------
[05/20 13:44:43    287s] [NR-eGR]        Total       603591  255616 
[05/20 13:44:43    287s] [NR-eGR] --------------------------------------------------------------------------
[05/20 13:44:43    287s] [NR-eGR] Total half perimeter of net bounding box: 498801um
[05/20 13:44:43    287s] [NR-eGR] Total length: 603591um, number of vias: 255616
[05/20 13:44:43    287s] [NR-eGR] --------------------------------------------------------------------------
[05/20 13:44:43    287s] [NR-eGR] Total eGR-routed clock nets wire length: 10504um, number of vias: 3068
[05/20 13:44:43    287s] [NR-eGR] --------------------------------------------------------------------------
[05/20 13:44:43    287s] (I)      Finished Export ( CPU: 0.50 sec, Real: 0.12 sec, Curr Mem: 4820.16 MB )
[05/20 13:44:43    287s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.70 sec, Real: 0.64 sec, Curr Mem: 4820.16 MB )
[05/20 13:44:43    287s] (I)      ====================================== Runtime Summary =======================================
[05/20 13:44:43    287s] (I)       Step                                             %      Start     Finish      Real       CPU 
[05/20 13:44:43    287s] (I)      ----------------------------------------------------------------------------------------------
[05/20 13:44:43    287s] (I)       Early Global Route kernel                  100.00%  37.52 sec  38.16 sec  0.64 sec  2.70 sec 
[05/20 13:44:43    287s] (I)       +-Import and model                          28.57%  37.53 sec  37.71 sec  0.18 sec  0.18 sec 
[05/20 13:44:43    287s] (I)       | +-Create place DB                         14.93%  37.53 sec  37.62 sec  0.10 sec  0.10 sec 
[05/20 13:44:43    287s] (I)       | | +-Import place data                     14.90%  37.53 sec  37.62 sec  0.10 sec  0.10 sec 
[05/20 13:44:43    287s] (I)       | | | +-Read instances and placement         3.89%  37.53 sec  37.55 sec  0.02 sec  0.02 sec 
[05/20 13:44:43    287s] (I)       | | | +-Read nets                            9.07%  37.55 sec  37.61 sec  0.06 sec  0.06 sec 
[05/20 13:44:43    287s] (I)       | +-Create route DB                         10.13%  37.62 sec  37.69 sec  0.07 sec  0.06 sec 
[05/20 13:44:43    287s] (I)       | | +-Import route data (24T)               10.03%  37.62 sec  37.69 sec  0.06 sec  0.06 sec 
[05/20 13:44:43    287s] (I)       | | | +-Read blockages ( Layer 2-7 )         2.04%  37.63 sec  37.65 sec  0.01 sec  0.01 sec 
[05/20 13:44:43    287s] (I)       | | | | +-Read routing blockages             0.00%  37.63 sec  37.63 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | | +-Read instance blockages            1.70%  37.63 sec  37.64 sec  0.01 sec  0.01 sec 
[05/20 13:44:43    287s] (I)       | | | | +-Read PG blockages                  0.05%  37.64 sec  37.64 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | | +-Read clock blockages               0.01%  37.64 sec  37.64 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | | +-Read other blockages               0.01%  37.64 sec  37.64 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | | +-Read halo blockages                0.05%  37.65 sec  37.65 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | | +-Read boundary cut boxes            0.00%  37.65 sec  37.65 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | +-Read blackboxes                      0.01%  37.65 sec  37.65 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | +-Read prerouted                       0.14%  37.65 sec  37.65 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | +-Read unlegalized nets                0.40%  37.65 sec  37.65 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | +-Read nets                            1.10%  37.65 sec  37.66 sec  0.01 sec  0.01 sec 
[05/20 13:44:43    287s] (I)       | | | +-Set up via pillars                   0.03%  37.66 sec  37.66 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | +-Initialize 3D grid graph             0.08%  37.66 sec  37.66 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | +-Model blockage capacity              3.76%  37.66 sec  37.69 sec  0.02 sec  0.02 sec 
[05/20 13:44:43    287s] (I)       | | | | +-Initialize 3D capacity             3.48%  37.66 sec  37.68 sec  0.02 sec  0.02 sec 
[05/20 13:44:43    287s] (I)       | +-Read aux data                            0.77%  37.69 sec  37.69 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | +-Others data preparation                  0.30%  37.69 sec  37.70 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | +-Create route kernel                      1.82%  37.70 sec  37.71 sec  0.01 sec  0.01 sec 
[05/20 13:44:43    287s] (I)       +-Global Routing                            30.96%  37.71 sec  37.91 sec  0.20 sec  0.89 sec 
[05/20 13:44:43    287s] (I)       | +-Initialization                           2.18%  37.71 sec  37.73 sec  0.01 sec  0.01 sec 
[05/20 13:44:43    287s] (I)       | +-Net group 1                             24.66%  37.73 sec  37.88 sec  0.16 sec  0.85 sec 
[05/20 13:44:43    287s] (I)       | | +-Generate topology (24T)                1.95%  37.73 sec  37.74 sec  0.01 sec  0.05 sec 
[05/20 13:44:43    287s] (I)       | | +-Phase 1a                               8.79%  37.75 sec  37.81 sec  0.06 sec  0.31 sec 
[05/20 13:44:43    287s] (I)       | | | +-Pattern routing (24T)                7.18%  37.75 sec  37.80 sec  0.05 sec  0.30 sec 
[05/20 13:44:43    287s] (I)       | | | +-Add via demand to 2D                 1.41%  37.80 sec  37.81 sec  0.01 sec  0.01 sec 
[05/20 13:44:43    287s] (I)       | | +-Phase 1b                               0.08%  37.81 sec  37.81 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | +-Phase 1c                               0.01%  37.81 sec  37.81 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | +-Phase 1d                               0.01%  37.81 sec  37.81 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | +-Phase 1e                               0.35%  37.81 sec  37.81 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | +-Route legalization                   0.27%  37.81 sec  37.81 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | | | +-Legalize Reach Aware Violations    0.25%  37.81 sec  37.81 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | | +-Phase 1l                              11.74%  37.81 sec  37.88 sec  0.08 sec  0.47 sec 
[05/20 13:44:43    287s] (I)       | | | +-Layer assignment (24T)              11.04%  37.81 sec  37.88 sec  0.07 sec  0.46 sec 
[05/20 13:44:43    287s] (I)       | +-Clean cong LA                            0.00%  37.89 sec  37.89 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       +-Export 3D cong map                         2.71%  37.91 sec  37.93 sec  0.02 sec  0.02 sec 
[05/20 13:44:43    287s] (I)       | +-Export 2D cong map                       0.23%  37.93 sec  37.93 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       +-Extract Global 3D Wires                    0.67%  37.93 sec  37.93 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       +-Track Assignment (24T)                    14.51%  37.93 sec  38.03 sec  0.09 sec  1.08 sec 
[05/20 13:44:43    287s] (I)       | +-Initialization                           0.27%  37.93 sec  37.93 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       | +-Track Assignment Kernel                 14.14%  37.93 sec  38.03 sec  0.09 sec  1.07 sec 
[05/20 13:44:43    287s] (I)       | +-Free Memory                              0.01%  38.03 sec  38.03 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       +-Export                                    18.26%  38.03 sec  38.14 sec  0.12 sec  0.50 sec 
[05/20 13:44:43    287s] (I)       | +-Export DB wires                          8.54%  38.03 sec  38.08 sec  0.05 sec  0.34 sec 
[05/20 13:44:43    287s] (I)       | | +-Export all nets (24T)                  5.59%  38.03 sec  38.07 sec  0.04 sec  0.29 sec 
[05/20 13:44:43    287s] (I)       | | +-Set wire vias (24T)                    1.70%  38.07 sec  38.08 sec  0.01 sec  0.04 sec 
[05/20 13:44:43    287s] (I)       | +-Report wirelength                        7.40%  38.08 sec  38.13 sec  0.05 sec  0.05 sec 
[05/20 13:44:43    287s] (I)       | +-Update net boxes                         2.19%  38.13 sec  38.14 sec  0.01 sec  0.11 sec 
[05/20 13:44:43    287s] (I)       | +-Update timing                            0.00%  38.14 sec  38.14 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)       +-Postprocess design                         0.03%  38.14 sec  38.14 sec  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)      ====================== Summary by functions ======================
[05/20 13:44:43    287s] (I)       Lv  Step                                   %      Real       CPU 
[05/20 13:44:43    287s] (I)      ------------------------------------------------------------------
[05/20 13:44:43    287s] (I)        0  Early Global Route kernel        100.00%  0.64 sec  2.70 sec 
[05/20 13:44:43    287s] (I)        1  Global Routing                    30.96%  0.20 sec  0.89 sec 
[05/20 13:44:43    287s] (I)        1  Import and model                  28.57%  0.18 sec  0.18 sec 
[05/20 13:44:43    287s] (I)        1  Export                            18.26%  0.12 sec  0.50 sec 
[05/20 13:44:43    287s] (I)        1  Track Assignment (24T)            14.51%  0.09 sec  1.08 sec 
[05/20 13:44:43    287s] (I)        1  Export 3D cong map                 2.71%  0.02 sec  0.02 sec 
[05/20 13:44:43    287s] (I)        1  Extract Global 3D Wires            0.67%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        1  Postprocess design                 0.03%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        2  Net group 1                       24.66%  0.16 sec  0.85 sec 
[05/20 13:44:43    287s] (I)        2  Create place DB                   14.93%  0.10 sec  0.10 sec 
[05/20 13:44:43    287s] (I)        2  Track Assignment Kernel           14.14%  0.09 sec  1.07 sec 
[05/20 13:44:43    287s] (I)        2  Create route DB                   10.13%  0.07 sec  0.06 sec 
[05/20 13:44:43    287s] (I)        2  Export DB wires                    8.54%  0.05 sec  0.34 sec 
[05/20 13:44:43    287s] (I)        2  Report wirelength                  7.40%  0.05 sec  0.05 sec 
[05/20 13:44:43    287s] (I)        2  Initialization                     2.45%  0.02 sec  0.02 sec 
[05/20 13:44:43    287s] (I)        2  Update net boxes                   2.19%  0.01 sec  0.11 sec 
[05/20 13:44:43    287s] (I)        2  Create route kernel                1.82%  0.01 sec  0.01 sec 
[05/20 13:44:43    287s] (I)        2  Read aux data                      0.77%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        2  Others data preparation            0.30%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        2  Export 2D cong map                 0.23%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        3  Import place data                 14.90%  0.10 sec  0.10 sec 
[05/20 13:44:43    287s] (I)        3  Phase 1l                          11.74%  0.08 sec  0.47 sec 
[05/20 13:44:43    287s] (I)        3  Import route data (24T)           10.03%  0.06 sec  0.06 sec 
[05/20 13:44:43    287s] (I)        3  Phase 1a                           8.79%  0.06 sec  0.31 sec 
[05/20 13:44:43    287s] (I)        3  Export all nets (24T)              5.59%  0.04 sec  0.29 sec 
[05/20 13:44:43    287s] (I)        3  Generate topology (24T)            1.95%  0.01 sec  0.05 sec 
[05/20 13:44:43    287s] (I)        3  Set wire vias (24T)                1.70%  0.01 sec  0.04 sec 
[05/20 13:44:43    287s] (I)        3  Phase 1e                           0.35%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        3  Phase 1b                           0.08%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        3  Phase 1d                           0.01%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        3  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        4  Layer assignment (24T)            11.04%  0.07 sec  0.46 sec 
[05/20 13:44:43    287s] (I)        4  Read nets                         10.17%  0.07 sec  0.07 sec 
[05/20 13:44:43    287s] (I)        4  Pattern routing (24T)              7.18%  0.05 sec  0.30 sec 
[05/20 13:44:43    287s] (I)        4  Read instances and placement       3.89%  0.02 sec  0.02 sec 
[05/20 13:44:43    287s] (I)        4  Model blockage capacity            3.76%  0.02 sec  0.02 sec 
[05/20 13:44:43    287s] (I)        4  Read blockages ( Layer 2-7 )       2.04%  0.01 sec  0.01 sec 
[05/20 13:44:43    287s] (I)        4  Add via demand to 2D               1.41%  0.01 sec  0.01 sec 
[05/20 13:44:43    287s] (I)        4  Read unlegalized nets              0.40%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        4  Route legalization                 0.27%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        4  Read prerouted                     0.14%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        4  Initialize 3D grid graph           0.08%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        4  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        4  Read blackboxes                    0.01%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        5  Initialize 3D capacity             3.48%  0.02 sec  0.02 sec 
[05/20 13:44:43    287s] (I)        5  Read instance blockages            1.70%  0.01 sec  0.01 sec 
[05/20 13:44:43    287s] (I)        5  Legalize Reach Aware Violations    0.25%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        5  Read halo blockages                0.05%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        5  Read PG blockages                  0.05%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        5  Read clock blockages               0.01%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        5  Read other blockages               0.01%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/20 13:44:43    287s] Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=25664 and nets=27088 using extraction engine 'preRoute' .
[05/20 13:44:43    287s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/20 13:44:43    287s] Type 'man IMPEXT-3530' for more detail.
[05/20 13:44:43    287s] PreRoute RC Extraction called for design snn_fixed_16_2_4_4_2.
[05/20 13:44:43    287s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/20 13:44:43    287s] Type 'man IMPEXT-6197' for more detail.
[05/20 13:44:43    287s] RCMode: PreRoute
[05/20 13:44:43    287s] Capacitance Scaling Factor   : 1.00000
[05/20 13:44:43    287s] Resistance Scaling Factor    : 1.00000
[05/20 13:44:43    287s] Clock Cap Scaling Factor    : 1.00000
[05/20 13:44:43    287s] Clock Res Scaling Factor     : 1.00000
[05/20 13:44:43    287s] Shrink Factor                : 1.00000
[05/20 13:44:43    287s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/20 13:44:43    287s] 
[05/20 13:44:43    287s] Trim Metal Layers:
[05/20 13:44:43    287s] LayerId::1 widthSet size::1
[05/20 13:44:43    287s] LayerId::2 widthSet size::1
[05/20 13:44:43    287s] LayerId::3 widthSet size::1
[05/20 13:44:43    287s] LayerId::4 widthSet size::1
[05/20 13:44:43    287s] LayerId::5 widthSet size::1
[05/20 13:44:43    287s] LayerId::6 widthSet size::1
[05/20 13:44:43    287s] LayerId::7 widthSet size::1
[05/20 13:44:43    287s] Updating RC grid for preRoute extraction ...
[05/20 13:44:43    287s] eee: pegSigSF::1.070000
[05/20 13:44:43    287s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4820.160M)
[05/20 13:44:43    287s] All LLGs are deleted
[05/20 13:44:43    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:43    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:43    287s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4820.2M, EPOCH TIME: 1747763083.311136
[05/20 13:44:43    287s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4820.2M, EPOCH TIME: 1747763083.311342
[05/20 13:44:43    287s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4820.2M, EPOCH TIME: 1747763083.316095
[05/20 13:44:43    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:43    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:43    287s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4820.2M, EPOCH TIME: 1747763083.317120
[05/20 13:44:43    287s] Max number of tech site patterns supported in site array is 256.
[05/20 13:44:43    287s] Core basic site is unit
[05/20 13:44:43    287s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4820.2M, EPOCH TIME: 1747763083.331903
[05/20 13:44:43    287s] After signature check, allow fast init is true, keep pre-filter is true.
[05/20 13:44:43    287s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/20 13:44:43    287s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.021, MEM:4820.2M, EPOCH TIME: 1747763083.353142
[05/20 13:44:43    287s] Fast DP-INIT is on for default
[05/20 13:44:43    287s] Atter site array init, number of instance map data is 0.
[05/20 13:44:43    287s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.057, REAL:0.041, MEM:4820.2M, EPOCH TIME: 1747763083.357694
[05/20 13:44:43    287s] 
[05/20 13:44:43    287s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:43    287s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:43    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.069, REAL:0.052, MEM:4820.2M, EPOCH TIME: 1747763083.368263
[05/20 13:44:43    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:44:43    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:43    287s] Starting delay calculation for Setup views
[05/20 13:44:43    288s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/20 13:44:43    288s] #################################################################################
[05/20 13:44:43    288s] # Design Stage: PreRoute
[05/20 13:44:43    288s] # Design Name: snn_fixed_16_2_4_4_2
[05/20 13:44:43    288s] # Design Mode: 90nm
[05/20 13:44:43    288s] # Analysis Mode: MMMC Non-OCV 
[05/20 13:44:43    288s] # Parasitics Mode: No SPEF/RCDB 
[05/20 13:44:43    288s] # Signoff Settings: SI Off 
[05/20 13:44:43    288s] #################################################################################
[05/20 13:44:43    289s] Topological Sorting (REAL = 0:00:00.0, MEM = 5002.7M, InitMEM = 5000.7M)
[05/20 13:44:43    290s] Calculate delays in Single mode...
[05/20 13:44:43    290s] Start delay calculation (fullDC) (24 T). (MEM=5004.73)
[05/20 13:44:43    290s] siFlow : Timing analysis mode is single, using late cdB files
[05/20 13:44:43    290s] Start AAE Lib Loading. (MEM=5016.25)
[05/20 13:44:43    290s] End AAE Lib Loading. (MEM=5035.32 CPU=0:00:00.0 Real=0:00:00.0)
[05/20 13:44:43    290s] End AAE Lib Interpolated Model. (MEM=5035.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:44:43    290s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[05/20 13:44:43    290s] To increase the message display limit, refer to the product command reference manual.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'L1M1_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M1M2_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2M3_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3M4_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4M5_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/20 13:44:43    290s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4M5_PR' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[05/20 13:44:47    300s] Total number of fetched objects 26941
[05/20 13:44:47    300s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/20 13:44:47    300s] End delay calculation. (MEM=6439.14 CPU=0:00:07.7 REAL=0:00:03.0)
[05/20 13:44:47    300s] End delay calculation (fullDC). (MEM=6439.14 CPU=0:00:09.9 REAL=0:00:04.0)
[05/20 13:44:47    300s] *** CDM Built up (cpu=0:00:12.4  real=0:00:04.0  mem= 6439.1M) ***
[05/20 13:44:47    301s] *** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:04.0 totSessionCpu=0:05:02 mem=5328.1M)
[05/20 13:44:47    302s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2e+05  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1282   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -3.141   |      2 (2)       |
|   max_tran     |    96 (1316)     |  -30.669   |    96 (1380)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:5872.2M, EPOCH TIME: 1747763087.974752
[05/20 13:44:47    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:47    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:47    302s] 
[05/20 13:44:47    302s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:47    302s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:48    302s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:5872.2M, EPOCH TIME: 1747763088.002585
[05/20 13:44:48    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:44:48    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    302s] Density: 40.396%
------------------------------------------------------------------

[05/20 13:44:48    302s] **optDesign ... cpu = 0:00:20, real = 0:00:08, mem = 2574.0M, totSessionCpu=0:05:03 **
[05/20 13:44:48    302s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:20.4/0:00:07.9 (2.6), totSession cpu/real = 0:05:02.9/0:01:43.2 (2.9), mem = 5363.2M
[05/20 13:44:48    302s] 
[05/20 13:44:48    302s] =============================================================================================
[05/20 13:44:48    302s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.19-s058_1
[05/20 13:44:48    302s] =============================================================================================
[05/20 13:44:48    302s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:44:48    302s] ---------------------------------------------------------------------------------------------
[05/20 13:44:48    302s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:48    302s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:04.7 /  0:00:15.1    3.2
[05/20 13:44:48    302s] [ DrvReport              ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:01.0    5.1
[05/20 13:44:48    302s] [ CellServerInit         ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[05/20 13:44:48    302s] [ LibAnalyzerInit        ]      2   0:00:01.7  (  21.7 % )     0:00:01.7 /  0:00:01.8    1.0
[05/20 13:44:48    302s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:48    302s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:48    302s] [ EarlyGlobalRoute       ]      1   0:00:00.7  (   8.5 % )     0:00:00.7 /  0:00:02.7    4.1
[05/20 13:44:48    302s] [ ExtractRC              ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/20 13:44:48    302s] [ TimingUpdate           ]      1   0:00:00.3  (   4.0 % )     0:00:04.4 /  0:00:13.8    3.2
[05/20 13:44:48    302s] [ FullDelayCalc          ]      1   0:00:04.0  (  51.0 % )     0:00:04.0 /  0:00:12.4    3.1
[05/20 13:44:48    302s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[05/20 13:44:48    302s] [ MISC                   ]          0:00:00.6  (   8.2 % )     0:00:00.6 /  0:00:00.7    1.0
[05/20 13:44:48    302s] ---------------------------------------------------------------------------------------------
[05/20 13:44:48    302s]  InitOpt #1 TOTAL                   0:00:07.9  ( 100.0 % )     0:00:07.9 /  0:00:20.4    2.6
[05/20 13:44:48    302s] ---------------------------------------------------------------------------------------------
[05/20 13:44:48    302s] 
[05/20 13:44:48    302s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/20 13:44:48    302s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/20 13:44:48    302s] ### Creating PhyDesignMc. totSessionCpu=0:05:03 mem=5363.2M
[05/20 13:44:48    302s] OPERPROF: Starting DPlace-Init at level 1, MEM:5363.2M, EPOCH TIME: 1747763088.022855
[05/20 13:44:48    302s] Processing tracks to init pin-track alignment.
[05/20 13:44:48    302s] z: 1, totalTracks: 1
[05/20 13:44:48    302s] z: 3, totalTracks: 1
[05/20 13:44:48    302s] z: 5, totalTracks: 1
[05/20 13:44:48    302s] z: 7, totalTracks: 1
[05/20 13:44:48    302s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:44:48    302s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5363.2M, EPOCH TIME: 1747763088.038844
[05/20 13:44:48    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    302s] 
[05/20 13:44:48    302s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:48    302s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:48    302s] OPERPROF:     Starting CMU at level 3, MEM:5363.2M, EPOCH TIME: 1747763088.061547
[05/20 13:44:48    302s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5363.2M, EPOCH TIME: 1747763088.062983
[05/20 13:44:48    302s] 
[05/20 13:44:48    302s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:44:48    302s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:5363.2M, EPOCH TIME: 1747763088.065962
[05/20 13:44:48    302s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5363.2M, EPOCH TIME: 1747763088.066053
[05/20 13:44:48    302s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.016, REAL:0.011, MEM:5363.2M, EPOCH TIME: 1747763088.076925
[05/20 13:44:48    302s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5363.2MB).
[05/20 13:44:48    302s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.058, MEM:5363.2M, EPOCH TIME: 1747763088.081045
[05/20 13:44:48    302s] TotalInstCnt at PhyDesignMc Initialization: 21318
[05/20 13:44:48    302s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:03 mem=5363.2M
[05/20 13:44:48    302s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5363.2M, EPOCH TIME: 1747763088.113530
[05/20 13:44:48    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:44:48    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    303s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.114, REAL:0.019, MEM:5363.2M, EPOCH TIME: 1747763088.132266
[05/20 13:44:48    303s] TotalInstCnt at PhyDesignMc Destruction: 21318
[05/20 13:44:48    303s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/20 13:44:48    303s] ### Creating PhyDesignMc. totSessionCpu=0:05:03 mem=5363.2M
[05/20 13:44:48    303s] OPERPROF: Starting DPlace-Init at level 1, MEM:5363.2M, EPOCH TIME: 1747763088.132902
[05/20 13:44:48    303s] Processing tracks to init pin-track alignment.
[05/20 13:44:48    303s] z: 1, totalTracks: 1
[05/20 13:44:48    303s] z: 3, totalTracks: 1
[05/20 13:44:48    303s] z: 5, totalTracks: 1
[05/20 13:44:48    303s] z: 7, totalTracks: 1
[05/20 13:44:48    303s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:44:48    303s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5363.2M, EPOCH TIME: 1747763088.148410
[05/20 13:44:48    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    303s] 
[05/20 13:44:48    303s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:48    303s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:48    303s] OPERPROF:     Starting CMU at level 3, MEM:5363.2M, EPOCH TIME: 1747763088.171068
[05/20 13:44:48    303s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5363.2M, EPOCH TIME: 1747763088.172478
[05/20 13:44:48    303s] 
[05/20 13:44:48    303s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:44:48    303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.027, MEM:5363.2M, EPOCH TIME: 1747763088.175418
[05/20 13:44:48    303s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5363.2M, EPOCH TIME: 1747763088.175513
[05/20 13:44:48    303s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.013, REAL:0.011, MEM:5363.2M, EPOCH TIME: 1747763088.186055
[05/20 13:44:48    303s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5363.2MB).
[05/20 13:44:48    303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.062, REAL:0.057, MEM:5363.2M, EPOCH TIME: 1747763088.190069
[05/20 13:44:48    303s] TotalInstCnt at PhyDesignMc Initialization: 21318
[05/20 13:44:48    303s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:03 mem=5363.2M
[05/20 13:44:48    303s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5363.2M, EPOCH TIME: 1747763088.220064
[05/20 13:44:48    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:44:48    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:48    303s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.109, REAL:0.020, MEM:5363.2M, EPOCH TIME: 1747763088.240127
[05/20 13:44:48    303s] TotalInstCnt at PhyDesignMc Destruction: 21318
[05/20 13:44:48    303s] *** Starting optimizing excluded clock nets MEM= 5363.2M) ***
[05/20 13:44:48    303s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5363.2M) ***
[05/20 13:44:48    303s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 24 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[05/20 13:44:48    303s] Begin: GigaOpt Route Type Constraints Refinement
[05/20 13:44:48    303s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:03.3/0:01:43.5 (2.9), mem = 5363.2M
[05/20 13:44:48    303s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.783287.1
[05/20 13:44:48    303s] ### Creating RouteCongInterface, started
[05/20 13:44:48    303s] ### Creating TopoMgr, started
[05/20 13:44:48    303s] ### Creating TopoMgr, finished
[05/20 13:44:48    303s] #optDebug: Start CG creation (mem=5363.2M)
[05/20 13:44:48    303s]  ...initializing CG  maxDriveDist 1336.518000 stdCellHgt 3.330000 defLenToSkip 23.310000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 133.651000 
[05/20 13:44:48    303s] (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:48    303s]  ...processing cgPrt (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:48    303s]  ...processing cgEgp (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:48    303s]  ...processing cgPbk (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:48    303s]  ...processing cgNrb(cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:48    303s]  ...processing cgObs (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:48    303s]  ...processing cgCon (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:48    303s]  ...processing cgPdm (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:48    303s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:48    303s] 
[05/20 13:44:48    303s] #optDebug:  {2, 1.000, 0.8500} {3, 0.341, 0.8063} {4, 0.341, 0.8063} {5, 0.033, 0.4340} {6, 0.005, 0.4046} {7, 0.005, 0.4046} 
[05/20 13:44:48    303s] 
[05/20 13:44:48    303s] #optDebug: {0, 1.000}
[05/20 13:44:48    303s] ### Creating RouteCongInterface, finished
[05/20 13:44:48    303s] Updated routing constraints on 0 nets.
[05/20 13:44:48    303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.783287.1
[05/20 13:44:48    303s] Bottom Preferred Layer:
[05/20 13:44:48    303s]     None
[05/20 13:44:48    303s] Via Pillar Rule:
[05/20 13:44:48    303s]     None
[05/20 13:44:48    303s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.2), totSession cpu/real = 0:05:03.6/0:01:43.7 (2.9), mem = 5491.3M
[05/20 13:44:48    303s] 
[05/20 13:44:48    303s] =============================================================================================
[05/20 13:44:48    303s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.19-s058_1
[05/20 13:44:48    303s] =============================================================================================
[05/20 13:44:48    303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:44:48    303s] ---------------------------------------------------------------------------------------------
[05/20 13:44:48    303s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  80.9 % )     0:00:00.2 /  0:00:00.2    1.1
[05/20 13:44:48    303s] [ MISC                   ]          0:00:00.0  (  19.1 % )     0:00:00.0 /  0:00:00.1    1.8
[05/20 13:44:48    303s] ---------------------------------------------------------------------------------------------
[05/20 13:44:48    303s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.2
[05/20 13:44:48    303s] ---------------------------------------------------------------------------------------------
[05/20 13:44:48    303s] 
[05/20 13:44:48    303s] End: GigaOpt Route Type Constraints Refinement
[05/20 13:44:48    303s] The useful skew maximum allowed delay is: 0.3
[05/20 13:44:49    305s] Deleting Lib Analyzer.
[05/20 13:44:49    305s] Begin: GigaOpt high fanout net optimization
[05/20 13:44:49    305s] GigaOpt HFN: use maxLocalDensity 1.2
[05/20 13:44:49    305s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 24 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/20 13:44:49    305s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:05.5/0:01:44.5 (2.9), mem = 5491.3M
[05/20 13:44:49    305s] Info: 1 clock net  excluded from IPO operation.
[05/20 13:44:49    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.783287.2
[05/20 13:44:49    305s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/20 13:44:49    305s] ### Creating PhyDesignMc. totSessionCpu=0:05:06 mem=5491.3M
[05/20 13:44:49    305s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/20 13:44:49    305s] OPERPROF: Starting DPlace-Init at level 1, MEM:5491.3M, EPOCH TIME: 1747763089.304078
[05/20 13:44:49    305s] Processing tracks to init pin-track alignment.
[05/20 13:44:49    305s] z: 1, totalTracks: 1
[05/20 13:44:49    305s] z: 3, totalTracks: 1
[05/20 13:44:49    305s] z: 5, totalTracks: 1
[05/20 13:44:49    305s] z: 7, totalTracks: 1
[05/20 13:44:49    305s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:44:49    305s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5491.3M, EPOCH TIME: 1747763089.320592
[05/20 13:44:49    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:49    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:49    305s] 
[05/20 13:44:49    305s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:49    305s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:49    305s] OPERPROF:     Starting CMU at level 3, MEM:5491.3M, EPOCH TIME: 1747763089.344270
[05/20 13:44:49    305s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:5491.3M, EPOCH TIME: 1747763089.345779
[05/20 13:44:49    305s] 
[05/20 13:44:49    305s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:44:49    305s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.028, MEM:5491.3M, EPOCH TIME: 1747763089.348729
[05/20 13:44:49    305s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5491.3M, EPOCH TIME: 1747763089.348828
[05/20 13:44:49    305s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.013, REAL:0.010, MEM:5491.3M, EPOCH TIME: 1747763089.358935
[05/20 13:44:49    305s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5491.3MB).
[05/20 13:44:49    305s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.059, MEM:5491.3M, EPOCH TIME: 1747763089.363143
[05/20 13:44:49    305s] TotalInstCnt at PhyDesignMc Initialization: 21318
[05/20 13:44:49    305s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:06 mem=5491.3M
[05/20 13:44:49    305s] 
[05/20 13:44:49    305s] Footprint cell information for fastestBufInv on Top Layers
[05/20 13:44:49    305s] *info: There are 10 candidate Buffer cells
[05/20 13:44:49    305s] *info: There are 13 candidate Inverter cells
[05/20 13:44:49    305s] 
[05/20 13:44:50    306s] #optDebug: Start CG creation (mem=5491.3M)
[05/20 13:44:50    306s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.330000 defLenToSkip 23.310000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 23.310000 
[05/20 13:44:50    306s] (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:50    306s]  ...processing cgPrt (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:50    306s]  ...processing cgEgp (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:50    306s]  ...processing cgPbk (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:50    306s]  ...processing cgNrb(cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:50    306s]  ...processing cgObs (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:50    306s]  ...processing cgCon (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:50    306s]  ...processing cgPdm (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:50    306s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=5491.3M)
[05/20 13:44:50    306s] ### Creating RouteCongInterface, started
[05/20 13:44:50    306s] 
[05/20 13:44:50    306s] Creating Lib Analyzer ...
[05/20 13:44:50    306s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 11 threads.
[05/20 13:44:50    306s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/20 13:44:50    306s] Total number of usable buffers from Lib Analyzer: 10 ( scs130lp_clkbuf_1 scs130lp_buf_1 scs130lp_clkbuf_2 scs130lp_buf_2 scs130lp_clkbuf_4 scs130lp_buf_4 scs130lp_clkbuf_8 scs130lp_buf_8 scs130lp_clkbuf_16 scs130lp_buf_16)
[05/20 13:44:50    306s] Total number of usable inverters from Lib Analyzer: 13 ( scs130lp_inv_1 scs130lp_inv_2 scs130lp_clkinv_1 scs130lp_clkinv_2 scs130lp_inv_4 scs130lp_clkinvlp_4 scs130lp_clkinv_4 scs130lp_inv_8 scs130lp_clkinv_8 scs130lp_bufinv_8 scs130lp_inv_16 scs130lp_clkinv_16 scs130lp_bufinv_16)
[05/20 13:44:50    306s] Total number of usable delay cells from Lib Analyzer: 25 ( scs130lp_clkbuf_lp scs130lp_buflp_1 scs130lp_buf_lp scs130lp_clkbuflp_2 scs130lp_buflp_2 scs130lp_dlygate4s50_1 scs130lp_dlygate4s18_1 scs130lp_dlygate4s15_1 scs130lp_clkdlybuf4s50_1 scs130lp_clkdlybuf4s25_1 scs130lp_clkdlybuf4s18_1 scs130lp_clkdlybuf4s15_1 scs130lp_clkbuflp_4 scs130lp_dlymetal6s6s_1 scs130lp_dlymetal6s4s_1 scs130lp_clkdlybuf4s50_2 scs130lp_clkdlybuf4s25_2 scs130lp_clkdlybuf4s18_2 scs130lp_clkdlybuf4s15_2 scs130lp_buflp_4 scs130lp_clkbuflp_8 scs130lp_bufbuf_8 scs130lp_buflp_8 scs130lp_clkbuflp_16 scs130lp_bufbuf_16)
[05/20 13:44:50    306s] 
[05/20 13:44:50    307s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:07 mem=5491.3M
[05/20 13:44:50    307s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:07 mem=5491.3M
[05/20 13:44:50    307s] Creating Lib Analyzer, finished. 
[05/20 13:44:51    307s] 
[05/20 13:44:51    307s] #optDebug:  {2, 1.000, 0.8500} {3, 0.341, 0.6451} {4, 0.341, 0.6451} {5, 0.033, 0.3472} {6, 0.005, 0.3237} {7, 0.005, 0.3237} 
[05/20 13:44:51    307s] 
[05/20 13:44:51    307s] #optDebug: {0, 1.000}
[05/20 13:44:51    307s] ### Creating RouteCongInterface, finished
[05/20 13:44:51    309s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:44:51    309s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:44:51    309s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:44:51    309s] [GPS-DRV] Optimizer parameters ============================= 
[05/20 13:44:51    309s] [GPS-DRV] maxDensity (design): 0.9
[05/20 13:44:51    309s] [GPS-DRV] maxLocalDensity: 1.2
[05/20 13:44:51    309s] [GPS-DRV] MaxBufDistForPlaceBlk: 9995 Microns
[05/20 13:44:51    309s] [GPS-DRV] All active and enabled setup views
[05/20 13:44:51    309s] [GPS-DRV]     Default
[05/20 13:44:51    309s] [GPS-DRV] maxTran off
[05/20 13:44:51    309s] [GPS-DRV] maxCap off
[05/20 13:44:51    309s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/20 13:44:51    309s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/20 13:44:51    309s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/20 13:44:51    309s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:6552.6M, EPOCH TIME: 1747763091.532520
[05/20 13:44:51    309s] Found 0 hard placement blockage before merging.
[05/20 13:44:51    309s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:6552.6M, EPOCH TIME: 1747763091.533083
[05/20 13:44:51    310s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 24 threads.
[05/20 13:44:51    310s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:44:51    310s] +---------+---------+--------+--------+------------+--------+
[05/20 13:44:51    310s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/20 13:44:51    310s] +---------+---------+--------+--------+------------+--------+
[05/20 13:44:51    310s] |   40.40%|        -|   0.000|   0.000|   0:00:00.0| 6552.6M|
[05/20 13:44:51    310s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:44:51    310s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:44:51    310s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:44:52    312s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:44:52    312s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:44:52    312s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:44:52    312s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:44:52    312s] |   40.41%|       18|   0.000|   0.000|   0:00:01.0| 7222.1M|
[05/20 13:44:52    312s] +---------+---------+--------+--------+------------+--------+
[05/20 13:44:52    312s] 
[05/20 13:44:52    312s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=7222.1M) ***
[05/20 13:44:52    312s] Deleting 0 temporary hard placement blockage(s).
[05/20 13:44:52    312s] Total-nets :: 26959, Stn-nets :: 19, ratio :: 0.0704774 %, Total-len 604614, Stn-len 8857.67
[05/20 13:44:52    312s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5717.6M, EPOCH TIME: 1747763092.149026
[05/20 13:44:52    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25682).
[05/20 13:44:52    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:52    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:52    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:52    312s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.122, REAL:0.029, MEM:5541.6M, EPOCH TIME: 1747763092.178307
[05/20 13:44:52    312s] TotalInstCnt at PhyDesignMc Destruction: 21336
[05/20 13:44:52    312s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.783287.2
[05/20 13:44:52    312s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.8/0:00:02.9 (2.3), totSession cpu/real = 0:05:12.3/0:01:47.4 (2.9), mem = 5541.6M
[05/20 13:44:52    312s] 
[05/20 13:44:52    312s] =============================================================================================
[05/20 13:44:52    312s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.19-s058_1
[05/20 13:44:52    312s] =============================================================================================
[05/20 13:44:52    312s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:44:52    312s] ---------------------------------------------------------------------------------------------
[05/20 13:44:52    312s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/20 13:44:52    312s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  28.5 % )     0:00:00.8 /  0:00:00.9    1.0
[05/20 13:44:52    312s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:52    312s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.3    2.0
[05/20 13:44:52    312s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/20 13:44:52    312s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.3 % )     0:00:01.0 /  0:00:01.0    1.0
[05/20 13:44:52    312s] [ SteinerInterfaceInit   ]      1   0:00:00.7  (  24.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/20 13:44:52    312s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:02.0    5.3
[05/20 13:44:52    312s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:01.9    5.7
[05/20 13:44:52    312s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:52    312s] [ OptEval                ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    1.1
[05/20 13:44:52    312s] [ OptCommit              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[05/20 13:44:52    312s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.6    5.0
[05/20 13:44:52    312s] [ IncrDelayCalc          ]      8   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.5    6.0
[05/20 13:44:52    312s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.9
[05/20 13:44:52    312s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:01.3    8.5
[05/20 13:44:52    312s] [ MISC                   ]          0:00:00.5  (  17.4 % )     0:00:00.5 /  0:00:02.6    5.0
[05/20 13:44:52    312s] ---------------------------------------------------------------------------------------------
[05/20 13:44:52    312s]  DrvOpt #1 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:06.8    2.3
[05/20 13:44:52    312s] ---------------------------------------------------------------------------------------------
[05/20 13:44:52    312s] 
[05/20 13:44:52    312s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/20 13:44:52    312s] End: GigaOpt high fanout net optimization
[05/20 13:44:52    312s] Begin: GigaOpt DRV Optimization
[05/20 13:44:52    312s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 24 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/20 13:44:52    312s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:12.3/0:01:47.4 (2.9), mem = 5541.6M
[05/20 13:44:52    312s] Info: 1 clock net  excluded from IPO operation.
[05/20 13:44:52    312s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.783287.3
[05/20 13:44:52    312s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/20 13:44:52    312s] ### Creating PhyDesignMc. totSessionCpu=0:05:12 mem=5541.6M
[05/20 13:44:52    312s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/20 13:44:52    312s] OPERPROF: Starting DPlace-Init at level 1, MEM:5541.6M, EPOCH TIME: 1747763092.236459
[05/20 13:44:52    312s] Processing tracks to init pin-track alignment.
[05/20 13:44:52    312s] z: 1, totalTracks: 1
[05/20 13:44:52    312s] z: 3, totalTracks: 1
[05/20 13:44:52    312s] z: 5, totalTracks: 1
[05/20 13:44:52    312s] z: 7, totalTracks: 1
[05/20 13:44:52    312s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:44:52    312s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5541.6M, EPOCH TIME: 1747763092.252967
[05/20 13:44:52    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:52    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:52    312s] 
[05/20 13:44:52    312s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:52    312s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:52    312s] OPERPROF:     Starting CMU at level 3, MEM:5541.6M, EPOCH TIME: 1747763092.276889
[05/20 13:44:52    312s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:5541.6M, EPOCH TIME: 1747763092.278931
[05/20 13:44:52    312s] 
[05/20 13:44:52    312s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:44:52    312s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.029, MEM:5541.6M, EPOCH TIME: 1747763092.281854
[05/20 13:44:52    312s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5541.6M, EPOCH TIME: 1747763092.281951
[05/20 13:44:52    312s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.013, REAL:0.010, MEM:5541.6M, EPOCH TIME: 1747763092.291606
[05/20 13:44:52    312s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5541.6MB).
[05/20 13:44:52    312s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.059, MEM:5541.6M, EPOCH TIME: 1747763092.295666
[05/20 13:44:52    312s] TotalInstCnt at PhyDesignMc Initialization: 21336
[05/20 13:44:52    312s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:13 mem=5541.6M
[05/20 13:44:52    312s] ### Creating RouteCongInterface, started
[05/20 13:44:52    312s] 
[05/20 13:44:52    312s] #optDebug:  {2, 1.000, 0.8500} {3, 0.341, 0.6451} {4, 0.341, 0.6451} {5, 0.033, 0.3472} {6, 0.005, 0.3237} {7, 0.005, 0.3237} 
[05/20 13:44:52    312s] 
[05/20 13:44:52    312s] #optDebug: {0, 1.000}
[05/20 13:44:52    312s] ### Creating RouteCongInterface, finished
[05/20 13:44:52    315s] [GPS-DRV] Optimizer parameters ============================= 
[05/20 13:44:52    315s] [GPS-DRV] maxDensity (design): 0.9
[05/20 13:44:52    315s] [GPS-DRV] maxLocalDensity: 1.2
[05/20 13:44:52    315s] [GPS-DRV] MaxBufDistForPlaceBlk: 9995 Microns
[05/20 13:44:52    315s] [GPS-DRV] All active and enabled setup views
[05/20 13:44:52    315s] [GPS-DRV]     Default
[05/20 13:44:52    315s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/20 13:44:52    315s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/20 13:44:52    315s] [GPS-DRV] maxFanoutLoad on
[05/20 13:44:52    315s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/20 13:44:52    315s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/20 13:44:52    315s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/20 13:44:52    315s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:6641.1M, EPOCH TIME: 1747763092.890544
[05/20 13:44:52    315s] Found 0 hard placement blockage before merging.
[05/20 13:44:52    315s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:6641.1M, EPOCH TIME: 1747763092.891067
[05/20 13:44:53    315s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 24 threads.
[05/20 13:44:53    315s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:44:53    315s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:44:53    315s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/20 13:44:53    315s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:44:53    315s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/20 13:44:53    315s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:44:53    315s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:44:53    315s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:44:53    315s] Info: violation cost 34.722450 (cap = 0.698537, tran = 34.023914, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:44:53    315s] |     9|   319|    -0.32|     4|     4|    -0.10|     0|     0|     0|     0|199980.42|     0.00|       0|       0|       0| 40.41%|          |         |
[05/20 13:44:53    316s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:44:53    316s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:44:53    316s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:44:53    316s] Info: violation cost 7.206417 (cap = 0.000000, tran = 7.206417, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:44:53    317s] |     1|    43|    -0.20|     0|     0|     0.00|     0|     0|     0|     0|199980.42|     0.00|       4|       0|       4| 40.41%| 0:00:00.0|  7319.9M|
[05/20 13:44:53    317s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:44:53    317s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:44:53    317s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:44:53    317s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:44:53    317s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|199980.42|     0.00|       0|       0|       1| 40.41%| 0:00:00.0|  7324.0M|
[05/20 13:44:53    317s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:44:53    317s] 
[05/20 13:44:53    317s] *** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:01.0 mem=7324.0M) ***
[05/20 13:44:53    317s] 
[05/20 13:44:53    317s] Deleting 0 temporary hard placement blockage(s).
[05/20 13:44:53    317s] Total-nets :: 26963, Stn-nets :: 19, ratio :: 0.0704669 %, Total-len 604614, Stn-len 8857.76
[05/20 13:44:53    317s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5812.5M, EPOCH TIME: 1747763093.580041
[05/20 13:44:53    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25686).
[05/20 13:44:53    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:53    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:53    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:53    317s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.115, REAL:0.024, MEM:5625.5M, EPOCH TIME: 1747763093.604507
[05/20 13:44:53    317s] TotalInstCnt at PhyDesignMc Destruction: 21340
[05/20 13:44:53    317s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.783287.3
[05/20 13:44:53    317s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:05.2/0:00:01.4 (3.6), totSession cpu/real = 0:05:17.4/0:01:48.8 (2.9), mem = 5625.5M
[05/20 13:44:53    317s] 
[05/20 13:44:53    317s] =============================================================================================
[05/20 13:44:53    317s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.19-s058_1
[05/20 13:44:53    317s] =============================================================================================
[05/20 13:44:53    317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:44:53    317s] ---------------------------------------------------------------------------------------------
[05/20 13:44:53    317s] [ SlackTraversorInit     ]      1   0:00:00.2  (  10.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/20 13:44:53    317s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:53    317s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.3    2.1
[05/20 13:44:53    317s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.0    0.9
[05/20 13:44:53    317s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/20 13:44:53    317s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:53    317s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.5 /  0:00:01.9    4.2
[05/20 13:44:53    317s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.9 % )     0:00:00.4 /  0:00:01.3    3.7
[05/20 13:44:53    317s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:53    317s] [ OptEval                ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    4.6
[05/20 13:44:53    317s] [ OptCommit              ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:53    317s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.8 % )     0:00:00.2 /  0:00:00.5    2.7
[05/20 13:44:53    317s] [ IncrDelayCalc          ]     35   0:00:00.2  (  11.4 % )     0:00:00.2 /  0:00:00.5    2.8
[05/20 13:44:53    317s] [ DrvFindVioNets         ]      3   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.5    9.1
[05/20 13:44:53    317s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    2.4
[05/20 13:44:53    317s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.7    5.4
[05/20 13:44:53    317s] [ MISC                   ]          0:00:00.5  (  36.7 % )     0:00:00.5 /  0:00:02.7    5.1
[05/20 13:44:53    317s] ---------------------------------------------------------------------------------------------
[05/20 13:44:53    317s]  DrvOpt #2 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:05.2    3.6
[05/20 13:44:53    317s] ---------------------------------------------------------------------------------------------
[05/20 13:44:53    317s] 
[05/20 13:44:53    317s] End: GigaOpt DRV Optimization
[05/20 13:44:53    317s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/20 13:44:53    317s] **optDesign ... cpu = 0:00:35, real = 0:00:13, mem = 2757.0M, totSessionCpu=0:05:17 **
[05/20 13:44:53    317s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 24 threads.
[05/20 13:44:53    317s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:44:53    317s] 
[05/20 13:44:53    317s] Active setup views:
[05/20 13:44:53    317s]  Default
[05/20 13:44:53    317s]   Dominating endpoints: 0
[05/20 13:44:53    317s]   Dominating TNS: -0.000
[05/20 13:44:53    317s] 
[05/20 13:44:53    317s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/20 13:44:53    317s] Deleting Lib Analyzer.
[05/20 13:44:53    317s] Begin: GigaOpt Global Optimization
[05/20 13:44:53    317s] *info: use new DP (enabled)
[05/20 13:44:53    317s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 24 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/20 13:44:53    317s] Info: 1 clock net  excluded from IPO operation.
[05/20 13:44:53    317s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:17.8/0:01:49.2 (2.9), mem = 6096.5M
[05/20 13:44:53    317s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.783287.4
[05/20 13:44:53    317s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/20 13:44:53    317s] ### Creating PhyDesignMc. totSessionCpu=0:05:18 mem=6096.5M
[05/20 13:44:53    317s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/20 13:44:53    317s] OPERPROF: Starting DPlace-Init at level 1, MEM:6096.5M, EPOCH TIME: 1747763093.942961
[05/20 13:44:53    317s] Processing tracks to init pin-track alignment.
[05/20 13:44:53    317s] z: 1, totalTracks: 1
[05/20 13:44:53    317s] z: 3, totalTracks: 1
[05/20 13:44:53    317s] z: 5, totalTracks: 1
[05/20 13:44:53    317s] z: 7, totalTracks: 1
[05/20 13:44:53    317s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:44:53    317s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6096.5M, EPOCH TIME: 1747763093.960202
[05/20 13:44:53    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:53    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:53    317s] 
[05/20 13:44:53    317s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:53    317s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:53    317s] OPERPROF:     Starting CMU at level 3, MEM:6096.5M, EPOCH TIME: 1747763093.990438
[05/20 13:44:53    317s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:6096.5M, EPOCH TIME: 1747763093.994040
[05/20 13:44:53    317s] 
[05/20 13:44:53    317s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:44:53    317s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.041, REAL:0.038, MEM:6096.5M, EPOCH TIME: 1747763093.998636
[05/20 13:44:53    317s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:6096.5M, EPOCH TIME: 1747763093.998802
[05/20 13:44:54    317s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.013, REAL:0.011, MEM:6096.5M, EPOCH TIME: 1747763094.009355
[05/20 13:44:54    317s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=6096.5MB).
[05/20 13:44:54    317s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.074, MEM:6096.5M, EPOCH TIME: 1747763094.016824
[05/20 13:44:54    318s] TotalInstCnt at PhyDesignMc Initialization: 21340
[05/20 13:44:54    318s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:18 mem=6096.5M
[05/20 13:44:54    318s] ### Creating RouteCongInterface, started
[05/20 13:44:54    318s] 
[05/20 13:44:54    318s] Creating Lib Analyzer ...
[05/20 13:44:54    318s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 11 threads.
[05/20 13:44:54    318s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/20 13:44:54    318s] Total number of usable buffers from Lib Analyzer: 10 ( scs130lp_clkbuf_1 scs130lp_buf_1 scs130lp_clkbuf_2 scs130lp_buf_2 scs130lp_clkbuf_4 scs130lp_buf_4 scs130lp_clkbuf_8 scs130lp_buf_8 scs130lp_clkbuf_16 scs130lp_buf_16)
[05/20 13:44:54    318s] Total number of usable inverters from Lib Analyzer: 13 ( scs130lp_inv_1 scs130lp_inv_2 scs130lp_clkinv_1 scs130lp_clkinv_2 scs130lp_inv_4 scs130lp_clkinvlp_4 scs130lp_clkinv_4 scs130lp_inv_8 scs130lp_clkinv_8 scs130lp_bufinv_8 scs130lp_inv_16 scs130lp_clkinv_16 scs130lp_bufinv_16)
[05/20 13:44:54    318s] Total number of usable delay cells from Lib Analyzer: 25 ( scs130lp_clkbuf_lp scs130lp_buflp_1 scs130lp_buf_lp scs130lp_clkbuflp_2 scs130lp_buflp_2 scs130lp_dlygate4s50_1 scs130lp_dlygate4s18_1 scs130lp_dlygate4s15_1 scs130lp_clkdlybuf4s50_1 scs130lp_clkdlybuf4s25_1 scs130lp_clkdlybuf4s18_1 scs130lp_clkdlybuf4s15_1 scs130lp_clkbuflp_4 scs130lp_dlymetal6s6s_1 scs130lp_dlymetal6s4s_1 scs130lp_clkdlybuf4s50_2 scs130lp_clkdlybuf4s25_2 scs130lp_clkdlybuf4s18_2 scs130lp_clkdlybuf4s15_2 scs130lp_buflp_4 scs130lp_clkbuflp_8 scs130lp_bufbuf_8 scs130lp_buflp_8 scs130lp_clkbuflp_16 scs130lp_bufbuf_16)
[05/20 13:44:54    318s] 
[05/20 13:44:54    319s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:19 mem=6096.5M
[05/20 13:44:54    319s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:19 mem=6096.5M
[05/20 13:44:54    319s] Creating Lib Analyzer, finished. 
[05/20 13:44:55    319s] 
[05/20 13:44:55    319s] #optDebug:  {2, 1.000, 0.8500} {3, 0.341, 0.8063} {4, 0.341, 0.8063} {5, 0.033, 0.4340} {6, 0.005, 0.4046} {7, 0.005, 0.4046} 
[05/20 13:44:55    319s] 
[05/20 13:44:55    319s] #optDebug: {0, 1.000}
[05/20 13:44:55    319s] ### Creating RouteCongInterface, finished
[05/20 13:44:55    319s] *info: 1 clock net excluded
[05/20 13:44:55    319s] *info: 145 no-driver nets excluded.
[05/20 13:44:55    319s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:6871.6M, EPOCH TIME: 1747763095.680114
[05/20 13:44:55    319s] Found 0 hard placement blockage before merging.
[05/20 13:44:55    319s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:6871.6M, EPOCH TIME: 1747763095.680721
[05/20 13:44:55    319s] Info: Begin MT loop @oiCellDelayCachingJob with 24 threads.
[05/20 13:44:55    320s] Info: End MT loop @oiCellDelayCachingJob.
[05/20 13:44:55    320s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 24 threads.
[05/20 13:44:55    320s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:44:55    320s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[05/20 13:44:56    320s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/20 13:44:56    320s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[05/20 13:44:56    320s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/20 13:44:56    320s] |   0.000|   0.000|   40.41%|   0:00:01.0| 6871.6M|   Default|       NA| NA                                                 |
[05/20 13:44:56    320s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[05/20 13:44:56    320s] 
[05/20 13:44:56    320s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=6871.6M) ***
[05/20 13:44:56    320s] 
[05/20 13:44:56    320s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=6871.6M) ***
[05/20 13:44:56    320s] Deleting 0 temporary hard placement blockage(s).
[05/20 13:44:56    320s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/20 13:44:56    320s] Total-nets :: 26963, Stn-nets :: 19, ratio :: 0.0704669 %, Total-len 604614, Stn-len 8857.76
[05/20 13:44:56    321s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:6249.1M, EPOCH TIME: 1747763096.149655
[05/20 13:44:56    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25686).
[05/20 13:44:56    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:56    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:56    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:56    321s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.122, REAL:0.034, MEM:5654.1M, EPOCH TIME: 1747763096.183539
[05/20 13:44:56    321s] TotalInstCnt at PhyDesignMc Destruction: 21340
[05/20 13:44:56    321s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.783287.4
[05/20 13:44:56    321s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:02.2 (1.5), totSession cpu/real = 0:05:21.1/0:01:51.4 (2.9), mem = 5654.1M
[05/20 13:44:56    321s] 
[05/20 13:44:56    321s] =============================================================================================
[05/20 13:44:56    321s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.19-s058_1
[05/20 13:44:56    321s] =============================================================================================
[05/20 13:44:56    321s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:44:56    321s] ---------------------------------------------------------------------------------------------
[05/20 13:44:56    321s] [ SlackTraversorInit     ]      1   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/20 13:44:56    321s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  36.9 % )     0:00:00.8 /  0:00:00.9    1.0
[05/20 13:44:56    321s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:56    321s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.5    2.9
[05/20 13:44:56    321s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/20 13:44:56    321s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.6 % )     0:00:01.0 /  0:00:01.0    1.1
[05/20 13:44:56    321s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:56    321s] [ TransformInit          ]      1   0:00:00.6  (  24.8 % )     0:00:00.6 /  0:00:00.6    1.0
[05/20 13:44:56    321s] [ MISC                   ]          0:00:00.3  (  14.7 % )     0:00:00.3 /  0:00:01.0    3.1
[05/20 13:44:56    321s] ---------------------------------------------------------------------------------------------
[05/20 13:44:56    321s]  GlobalOpt #1 TOTAL                 0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:03.3    1.5
[05/20 13:44:56    321s] ---------------------------------------------------------------------------------------------
[05/20 13:44:56    321s] 
[05/20 13:44:56    321s] End: GigaOpt Global Optimization
[05/20 13:44:56    321s] *** Timing Is met
[05/20 13:44:56    321s] *** Check timing (0:00:00.0)
[05/20 13:44:56    321s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/20 13:44:56    321s] Deleting Lib Analyzer.
[05/20 13:44:56    321s] GigaOpt Checkpoint: Internal reclaim -numThreads 24 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/20 13:44:56    321s] Info: 1 clock net  excluded from IPO operation.
[05/20 13:44:56    321s] ### Creating LA Mngr. totSessionCpu=0:05:21 mem=5654.1M
[05/20 13:44:56    321s] ### Creating LA Mngr, finished. totSessionCpu=0:05:21 mem=5654.1M
[05/20 13:44:56    321s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/20 13:44:56    321s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/20 13:44:56    321s] ### Creating PhyDesignMc. totSessionCpu=0:05:21 mem=6737.5M
[05/20 13:44:56    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:6737.5M, EPOCH TIME: 1747763096.261287
[05/20 13:44:56    321s] Processing tracks to init pin-track alignment.
[05/20 13:44:56    321s] z: 1, totalTracks: 1
[05/20 13:44:56    321s] z: 3, totalTracks: 1
[05/20 13:44:56    321s] z: 5, totalTracks: 1
[05/20 13:44:56    321s] z: 7, totalTracks: 1
[05/20 13:44:56    321s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:44:56    321s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6737.5M, EPOCH TIME: 1747763096.279193
[05/20 13:44:56    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:56    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:56    321s] 
[05/20 13:44:56    321s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:56    321s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:56    321s] OPERPROF:     Starting CMU at level 3, MEM:6737.5M, EPOCH TIME: 1747763096.304419
[05/20 13:44:56    321s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:6737.5M, EPOCH TIME: 1747763096.305985
[05/20 13:44:56    321s] 
[05/20 13:44:56    321s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:44:56    321s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.030, MEM:6737.5M, EPOCH TIME: 1747763096.309130
[05/20 13:44:56    321s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:6737.5M, EPOCH TIME: 1747763096.309228
[05/20 13:44:56    321s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.018, REAL:0.013, MEM:6753.5M, EPOCH TIME: 1747763096.321737
[05/20 13:44:56    321s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6753.5MB).
[05/20 13:44:56    321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.068, MEM:6753.5M, EPOCH TIME: 1747763096.329116
[05/20 13:44:56    321s] TotalInstCnt at PhyDesignMc Initialization: 21340
[05/20 13:44:56    321s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:22 mem=6753.5M
[05/20 13:44:56    321s] Begin: Area Reclaim Optimization
[05/20 13:44:56    321s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:21.5/0:01:51.6 (2.9), mem = 6753.5M
[05/20 13:44:56    321s] 
[05/20 13:44:56    321s] Creating Lib Analyzer ...
[05/20 13:44:56    321s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 11 threads.
[05/20 13:44:56    321s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/20 13:44:56    321s] Total number of usable buffers from Lib Analyzer: 10 ( scs130lp_clkbuf_1 scs130lp_buf_1 scs130lp_clkbuf_2 scs130lp_buf_2 scs130lp_clkbuf_4 scs130lp_buf_4 scs130lp_clkbuf_8 scs130lp_buf_8 scs130lp_clkbuf_16 scs130lp_buf_16)
[05/20 13:44:56    321s] Total number of usable inverters from Lib Analyzer: 13 ( scs130lp_inv_1 scs130lp_inv_2 scs130lp_clkinv_1 scs130lp_clkinv_2 scs130lp_inv_4 scs130lp_clkinvlp_4 scs130lp_clkinv_4 scs130lp_inv_8 scs130lp_clkinv_8 scs130lp_bufinv_8 scs130lp_inv_16 scs130lp_clkinv_16 scs130lp_bufinv_16)
[05/20 13:44:56    321s] Total number of usable delay cells from Lib Analyzer: 25 ( scs130lp_clkbuf_lp scs130lp_buflp_1 scs130lp_buf_lp scs130lp_clkbuflp_2 scs130lp_buflp_2 scs130lp_dlygate4s50_1 scs130lp_dlygate4s18_1 scs130lp_dlygate4s15_1 scs130lp_clkdlybuf4s50_1 scs130lp_clkdlybuf4s25_1 scs130lp_clkdlybuf4s18_1 scs130lp_clkdlybuf4s15_1 scs130lp_clkbuflp_4 scs130lp_dlymetal6s6s_1 scs130lp_dlymetal6s4s_1 scs130lp_clkdlybuf4s50_2 scs130lp_clkdlybuf4s25_2 scs130lp_clkdlybuf4s18_2 scs130lp_clkdlybuf4s15_2 scs130lp_buflp_4 scs130lp_clkbuflp_8 scs130lp_bufbuf_8 scs130lp_buflp_8 scs130lp_clkbuflp_16 scs130lp_bufbuf_16)
[05/20 13:44:56    321s] 
[05/20 13:44:57    322s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:22 mem=6755.5M
[05/20 13:44:57    322s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:22 mem=6755.5M
[05/20 13:44:57    322s] Creating Lib Analyzer, finished. 
[05/20 13:44:57    322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.783287.5
[05/20 13:44:57    322s] ### Creating RouteCongInterface, started
[05/20 13:44:57    322s] 
[05/20 13:44:57    322s] #optDebug:  {2, 1.000, 0.8500} {3, 0.341, 0.8063} {4, 0.341, 0.8063} {5, 0.033, 0.4340} {6, 0.005, 0.4046} {7, 0.005, 0.4046} 
[05/20 13:44:57    322s] 
[05/20 13:44:57    322s] #optDebug: {0, 1.000}
[05/20 13:44:57    322s] ### Creating RouteCongInterface, finished
[05/20 13:44:57    322s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:6755.5M, EPOCH TIME: 1747763097.498066
[05/20 13:44:57    322s] Found 0 hard placement blockage before merging.
[05/20 13:44:57    322s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:6755.5M, EPOCH TIME: 1747763097.498631
[05/20 13:44:57    322s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 24 threads.
[05/20 13:44:57    322s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:44:57    322s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.41
[05/20 13:44:57    322s] +---------+---------+--------+--------+------------+--------+
[05/20 13:44:57    322s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/20 13:44:57    322s] +---------+---------+--------+--------+------------+--------+
[05/20 13:44:57    322s] |   40.41%|        -|   0.000|   0.000|   0:00:00.0| 6755.5M|
[05/20 13:44:58    327s] |   40.41%|        0|   0.000|   0.000|   0:00:01.0| 6759.0M|
[05/20 13:44:58    327s] #optDebug: <stH: 3.3300 MiSeL: 35.8450>
[05/20 13:44:58    327s] |   40.41%|        0|   0.000|   0.000|   0:00:00.0| 6759.0M|
[05/20 13:44:58    328s] |   40.41%|        0|   0.000|   0.000|   0:00:00.0| 6759.0M|
[05/20 13:44:58    329s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:44:58    329s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:44:58    330s] |   40.41%|        8|   0.000|   0.000|   0:00:00.0| 7362.5M|
[05/20 13:44:58    330s] |   40.41%|        0|   0.000|   0.000|   0:00:00.0| 7362.5M|
[05/20 13:44:58    330s] #optDebug: <stH: 3.3300 MiSeL: 35.8450>
[05/20 13:44:58    330s] |   40.41%|        0|   0.000|   0.000|   0:00:00.0| 7362.5M|
[05/20 13:44:58    330s] +---------+---------+--------+--------+------------+--------+
[05/20 13:44:58    330s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.41
[05/20 13:44:58    330s] 
[05/20 13:44:58    330s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 8 **
[05/20 13:44:58    330s] --------------------------------------------------------------
[05/20 13:44:58    330s] |                                   | Total     | Sequential |
[05/20 13:44:58    330s] --------------------------------------------------------------
[05/20 13:44:58    330s] | Num insts resized                 |       8  |       0    |
[05/20 13:44:58    330s] | Num insts undone                  |       0  |       0    |
[05/20 13:44:58    330s] | Num insts Downsized               |       8  |       0    |
[05/20 13:44:58    330s] | Num insts Samesized               |       0  |       0    |
[05/20 13:44:58    330s] | Num insts Upsized                 |       0  |       0    |
[05/20 13:44:58    330s] | Num multiple commits+uncommits    |       0  |       -    |
[05/20 13:44:58    330s] --------------------------------------------------------------
[05/20 13:44:58    330s] 
[05/20 13:44:58    330s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/20 13:44:58    330s] End: Core Area Reclaim Optimization (cpu = 0:00:09.1) (real = 0:00:02.0) **
[05/20 13:44:58    330s] Deleting 0 temporary hard placement blockage(s).
[05/20 13:44:58    330s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.783287.5
[05/20 13:44:58    330s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:02.5 (3.6), totSession cpu/real = 0:05:30.6/0:01:54.2 (2.9), mem = 7362.5M
[05/20 13:44:58    330s] 
[05/20 13:44:58    330s] =============================================================================================
[05/20 13:44:58    330s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.19-s058_1
[05/20 13:44:58    330s] =============================================================================================
[05/20 13:44:58    330s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:44:58    330s] ---------------------------------------------------------------------------------------------
[05/20 13:44:58    330s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.1
[05/20 13:44:58    330s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  31.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/20 13:44:58    330s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:58    330s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/20 13:44:58    330s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.1
[05/20 13:44:58    330s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:58    330s] [ OptimizationStep       ]      1   0:00:00.4  (  14.1 % )     0:00:01.2 /  0:00:07.7    6.4
[05/20 13:44:58    330s] [ OptSingleIteration     ]      6   0:00:00.2  (   6.4 % )     0:00:00.9 /  0:00:07.4    8.6
[05/20 13:44:58    330s] [ OptGetWeight           ]    392   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:44:58    330s] [ OptEval                ]    392   0:00:00.5  (  20.1 % )     0:00:00.5 /  0:00:06.6   13.0
[05/20 13:44:58    330s] [ OptCommit              ]    392   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/20 13:44:58    330s] [ PostCommitDelayUpdate  ]    392   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.3    3.6
[05/20 13:44:58    330s] [ IncrDelayCalc          ]      9   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.3    5.5
[05/20 13:44:58    330s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.3    4.6
[05/20 13:44:58    330s] [ MISC                   ]          0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/20 13:44:58    330s] ---------------------------------------------------------------------------------------------
[05/20 13:44:58    330s]  AreaOpt #1 TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:09.1    3.6
[05/20 13:44:58    330s] ---------------------------------------------------------------------------------------------
[05/20 13:44:58    330s] 
[05/20 13:44:58    330s] Executing incremental physical updates
[05/20 13:44:58    330s] Executing incremental physical updates
[05/20 13:44:58    330s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5863.0M, EPOCH TIME: 1747763098.953041
[05/20 13:44:58    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25686).
[05/20 13:44:58    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:58    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:58    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:58    330s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.116, REAL:0.025, MEM:5705.0M, EPOCH TIME: 1747763098.977565
[05/20 13:44:58    330s] TotalInstCnt at PhyDesignMc Destruction: 21340
[05/20 13:44:58    330s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:02, mem=5704.99M, totSessionCpu=0:05:31).
[05/20 13:44:59    331s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5705.0M, EPOCH TIME: 1747763099.294808
[05/20 13:44:59    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:59    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:59    331s] 
[05/20 13:44:59    331s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:44:59    331s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:44:59    331s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.028, MEM:5705.0M, EPOCH TIME: 1747763099.323276
[05/20 13:44:59    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:44:59    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:44:59    331s] **INFO: Flow update: Design is easy to close.
[05/20 13:44:59    331s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:31.1/0:01:54.6 (2.9), mem = 5705.0M
[05/20 13:44:59    331s] 
[05/20 13:44:59    331s] *** Start incrementalPlace ***
[05/20 13:44:59    331s] User Input Parameters:
[05/20 13:44:59    331s] - Congestion Driven    : On
[05/20 13:44:59    331s] - Timing Driven        : On
[05/20 13:44:59    331s] - Area-Violation Based : On
[05/20 13:44:59    331s] - Start Rollback Level : -5
[05/20 13:44:59    331s] - Legalized            : On
[05/20 13:44:59    331s] - Window Based         : Off
[05/20 13:44:59    331s] - eDen incr mode       : Off
[05/20 13:44:59    331s] - Small incr mode      : Off
[05/20 13:44:59    331s] 
[05/20 13:44:59    331s] no activity file in design. spp won't run.
[05/20 13:44:59    331s] Effort level <high> specified for reg2reg path_group
[05/20 13:44:59    332s] No Views given, use default active views for adaptive view pruning
[05/20 13:44:59    332s] SKP will enable view:
[05/20 13:44:59    332s]   Default
[05/20 13:44:59    332s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:5707.0M, EPOCH TIME: 1747763099.647386
[05/20 13:44:59    332s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:5707.0M, EPOCH TIME: 1747763099.655210
[05/20 13:44:59    332s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5707.0M, EPOCH TIME: 1747763099.655384
[05/20 13:44:59    332s] Starting Early Global Route congestion estimation: mem = 5707.0M
[05/20 13:44:59    332s] (I)      ======================== Layers ========================
[05/20 13:44:59    332s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:59    332s] (I)      | DB# | ID |         Name |      Type | #Masks | Extra |
[05/20 13:44:59    332s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:59    332s] (I)      |  33 |  0 |        licon |       cut |      1 |       |
[05/20 13:44:59    332s] (I)      |   1 |  1 |           li |      wire |      1 |       |
[05/20 13:44:59    332s] (I)      |  34 |  1 |         mcon |       cut |      1 |       |
[05/20 13:44:59    332s] (I)      |   2 |  2 |         met1 |      wire |      1 |       |
[05/20 13:44:59    332s] (I)      |  35 |  2 |         via1 |       cut |      1 |       |
[05/20 13:44:59    332s] (I)      |   3 |  3 |         met2 |      wire |      1 |       |
[05/20 13:44:59    332s] (I)      |  36 |  3 |         via2 |       cut |      1 |       |
[05/20 13:44:59    332s] (I)      |   4 |  4 |         met3 |      wire |      1 |       |
[05/20 13:44:59    332s] (I)      |  37 |  4 |         via3 |       cut |      1 |       |
[05/20 13:44:59    332s] (I)      |   5 |  5 |         met4 |      wire |      1 |       |
[05/20 13:44:59    332s] (I)      |  38 |  5 |         via4 |       cut |      1 |       |
[05/20 13:44:59    332s] (I)      |   6 |  6 |         met5 |      wire |      1 |       |
[05/20 13:44:59    332s] (I)      |  39 |  6 |       rdlcon |       cut |      1 |       |
[05/20 13:44:59    332s] (I)      |   7 |  7 |          rdl |      wire |      1 |       |
[05/20 13:44:59    332s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:59    332s] (I)      |  64 | 64 | OverlapCheck |   overlap |        |       |
[05/20 13:44:59    332s] (I)      |  65 | 65 |        pwell |     other |        |    MS |
[05/20 13:44:59    332s] (I)      |  66 | 66 |        nwell |     other |        |    MS |
[05/20 13:44:59    332s] (I)      |  67 | 67 |       dnwell |     other |        |    MS |
[05/20 13:44:59    332s] (I)      |  68 | 68 |         diff | diffusion |        |    MS |
[05/20 13:44:59    332s] (I)      |  69 | 69 |         nsdm |   implant |        |       |
[05/20 13:44:59    332s] (I)      |  70 | 70 |         psdm |   implant |        |       |
[05/20 13:44:59    332s] (I)      |   0 |  0 |         poly |     other |        |    MS |
[05/20 13:44:59    332s] (I)      |  71 | 71 |          npc |     other |        |    MS |
[05/20 13:44:59    332s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:44:59    332s] (I)      Started Import and model ( Curr Mem: 5706.99 MB )
[05/20 13:44:59    332s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:44:59    332s] (I)      == Non-default Options ==
[05/20 13:44:59    332s] (I)      Maximum routing layer                              : 7
[05/20 13:44:59    332s] (I)      Number of threads                                  : 24
[05/20 13:44:59    332s] (I)      Use non-blocking free Dbs wires                    : false
[05/20 13:44:59    332s] (I)      Method to set GCell size                           : row
[05/20 13:44:59    332s] (I)      Counted 1705 PG shapes. We will not process PG shapes layer by layer.
[05/20 13:44:59    332s] (I)      Use row-based GCell size
[05/20 13:44:59    332s] (I)      Use row-based GCell align
[05/20 13:44:59    332s] (I)      layer 0 area = 28899
[05/20 13:44:59    332s] (I)      layer 1 area = 83000
[05/20 13:44:59    332s] (I)      layer 2 area = 67600
[05/20 13:44:59    332s] (I)      layer 3 area = 240000
[05/20 13:44:59    332s] (I)      layer 4 area = 240000
[05/20 13:44:59    332s] (I)      layer 5 area = 2560000
[05/20 13:44:59    332s] (I)      layer 6 area = 100000000
[05/20 13:44:59    332s] (I)      GCell unit size   : 3330
[05/20 13:44:59    332s] (I)      GCell multiplier  : 1
[05/20 13:44:59    332s] (I)      GCell row height  : 3330
[05/20 13:44:59    332s] (I)      Actual row height : 3330
[05/20 13:44:59    332s] (I)      GCell align ref   : 4080 4080
[05/20 13:44:59    332s] [NR-eGR] Track table information for default rule: 
[05/20 13:44:59    332s] [NR-eGR] li has single uniform track structure
[05/20 13:44:59    332s] [NR-eGR] met1 has single uniform track structure
[05/20 13:44:59    332s] [NR-eGR] met2 has single uniform track structure
[05/20 13:44:59    332s] [NR-eGR] met3 has single uniform track structure
[05/20 13:44:59    332s] [NR-eGR] met4 has single uniform track structure
[05/20 13:44:59    332s] [NR-eGR] met5 has single uniform track structure
[05/20 13:44:59    332s] [NR-eGR] rdl has single uniform track structure
[05/20 13:44:59    332s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[05/20 13:44:59    332s] [NR-eGR] No double-cut via on layer 6
[05/20 13:44:59    332s] (I)      ============== Default via ===============
[05/20 13:44:59    332s] (I)      +---+------------------+-----------------+
[05/20 13:44:59    332s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/20 13:44:59    332s] (I)      +---+------------------+-----------------+
[05/20 13:44:59    332s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[05/20 13:44:59    332s] (I)      | 2 |    6  M1M2_PR    |    6  M1M2_PR   |
[05/20 13:44:59    332s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[05/20 13:44:59    332s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[05/20 13:44:59    332s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[05/20 13:44:59    332s] (I)      | 6 |                  |                 |
[05/20 13:44:59    332s] (I)      +---+------------------+-----------------+
[05/20 13:44:59    332s] [NR-eGR] Read 1502 PG shapes
[05/20 13:44:59    332s] [NR-eGR] Read 0 clock shapes
[05/20 13:44:59    332s] [NR-eGR] Read 0 other shapes
[05/20 13:44:59    333s] [NR-eGR] #Routing Blockages  : 0
[05/20 13:44:59    333s] [NR-eGR] #Instance Blockages : 73112
[05/20 13:44:59    333s] [NR-eGR] #PG Blockages       : 1502
[05/20 13:44:59    333s] [NR-eGR] #Halo Blockages     : 0
[05/20 13:44:59    333s] [NR-eGR] #Boundary Blockages : 0
[05/20 13:44:59    333s] [NR-eGR] #Clock Blockages    : 0
[05/20 13:44:59    333s] [NR-eGR] #Other Blockages    : 0
[05/20 13:44:59    333s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/20 13:44:59    333s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/20 13:44:59    333s] [NR-eGR] Read 26963 nets ( ignored 0 )
[05/20 13:44:59    333s] (I)      early_global_route_priority property id does not exist.
[05/20 13:44:59    333s] (I)      Read Num Blocks=74614  Num Prerouted Wires=0  Num CS=0
[05/20 13:44:59    333s] (I)      Layer 1 (H) : #blockages 74180 : #preroutes 0
[05/20 13:44:59    333s] (I)      Layer 2 (V) : #blockages 434 : #preroutes 0
[05/20 13:44:59    333s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:59    333s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:59    333s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/20 13:44:59    333s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/20 13:44:59    333s] (I)      Number of ignored nets                =      0
[05/20 13:44:59    333s] (I)      Number of connected nets              =      0
[05/20 13:44:59    333s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/20 13:44:59    333s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/20 13:44:59    333s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/20 13:44:59    333s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/20 13:44:59    333s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/20 13:44:59    333s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/20 13:44:59    333s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/20 13:44:59    333s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/20 13:44:59    333s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/20 13:44:59    333s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/20 13:44:59    333s] (I)      Ndr track 0 does not exist
[05/20 13:44:59    333s] (I)      ---------------------Grid Graph Info--------------------
[05/20 13:44:59    333s] (I)      Routing area        : (0, 0) - (1015920, 707540)
[05/20 13:44:59    333s] (I)      Core area           : (4080, 4080) - (1011840, 703380)
[05/20 13:44:59    333s] (I)      Site width          :   480  (dbu)
[05/20 13:44:59    333s] (I)      Row height          :  3330  (dbu)
[05/20 13:44:59    333s] (I)      GCell row height    :  3330  (dbu)
[05/20 13:44:59    333s] (I)      GCell width         :  3330  (dbu)
[05/20 13:44:59    333s] (I)      GCell height        :  3330  (dbu)
[05/20 13:44:59    333s] (I)      Grid                :   305   213     7
[05/20 13:44:59    333s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[05/20 13:44:59    333s] (I)      Vertical capacity   :     0     0  3330     0  3330     0  3330
[05/20 13:44:59    333s] (I)      Horizontal capacity :     0  3330     0  3330     0  3330     0
[05/20 13:44:59    333s] (I)      Default wire width  :   170   140   140   300   300  1600 10000
[05/20 13:44:59    333s] (I)      Default wire space  :   170   140   140   300   300  1600 10000
[05/20 13:44:59    333s] (I)      Default wire pitch  :   340   280   280   600   600  3200 20000
[05/20 13:44:59    333s] (I)      Default pitch size  :   340   340   340   610   680  3660 20000
[05/20 13:44:59    333s] (I)      First track coord   :   170   170   170   590   850  4250 14080
[05/20 13:44:59    333s] (I)      Num tracks per GCell:  9.79  9.79  9.79  5.46  4.90  0.91  0.17
[05/20 13:44:59    333s] (I)      Total num of tracks :  2988  2081  2988  1159  1493   192    50
[05/20 13:44:59    333s] (I)      Num of masks        :     1     1     1     1     1     1     1
[05/20 13:44:59    333s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[05/20 13:44:59    333s] (I)      --------------------------------------------------------
[05/20 13:44:59    333s] 
[05/20 13:44:59    333s] [NR-eGR] ============ Routing rule table ============
[05/20 13:44:59    333s] [NR-eGR] Rule id: 0  Nets: 26963
[05/20 13:44:59    333s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/20 13:44:59    333s] (I)                    Layer    2    3    4    5     6      7 
[05/20 13:44:59    333s] (I)                    Pitch  340  340  610  680  3660  20000 
[05/20 13:44:59    333s] (I)             #Used tracks    1    1    1    1     1      1 
[05/20 13:44:59    333s] (I)       #Fully used tracks    1    1    1    1     1      1 
[05/20 13:44:59    333s] [NR-eGR] ========================================
[05/20 13:44:59    333s] [NR-eGR] 
[05/20 13:44:59    333s] (I)      =============== Blocked Tracks ===============
[05/20 13:44:59    333s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:59    333s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/20 13:44:59    333s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:59    333s] (I)      |     1 |       0 |        0 |         0.00% |
[05/20 13:44:59    333s] (I)      |     2 |  634705 |   187084 |        29.48% |
[05/20 13:44:59    333s] (I)      |     3 |  636444 |     2120 |         0.33% |
[05/20 13:44:59    333s] (I)      |     4 |  353495 |        0 |         0.00% |
[05/20 13:44:59    333s] (I)      |     5 |  318009 |        0 |         0.00% |
[05/20 13:44:59    333s] (I)      |     6 |   58560 |        0 |         0.00% |
[05/20 13:44:59    333s] (I)      |     7 |   10650 |        0 |         0.00% |
[05/20 13:44:59    333s] (I)      +-------+---------+----------+---------------+
[05/20 13:44:59    333s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 5731.56 MB )
[05/20 13:44:59    333s] (I)      Reset routing kernel
[05/20 13:44:59    333s] (I)      Started Global Routing ( Curr Mem: 5731.56 MB )
[05/20 13:44:59    333s] (I)      totalPins=83841  totalGlobalPin=82524 (98.43%)
[05/20 13:44:59    333s] (I)      total 2D Cap : 1829434 = (866451 H, 962983 V)
[05/20 13:44:59    333s] [NR-eGR] Layer group 1: route 26963 net(s) in layer range [2, 7]
[05/20 13:44:59    333s] (I)      
[05/20 13:44:59    333s] (I)      ============  Phase 1a Route ============
[05/20 13:44:59    333s] (I)      Usage: 169241 = (79699 H, 89542 V) = (9.20% H, 9.30% V) = (2.654e+05um H, 2.982e+05um V)
[05/20 13:44:59    333s] (I)      
[05/20 13:44:59    333s] (I)      ============  Phase 1b Route ============
[05/20 13:44:59    333s] (I)      Usage: 169241 = (79699 H, 89542 V) = (9.20% H, 9.30% V) = (2.654e+05um H, 2.982e+05um V)
[05/20 13:44:59    333s] (I)      Overflow of layer group 1: 0.22% H + 0.10% V. EstWL: 5.635725e+05um
[05/20 13:44:59    333s] (I)      Congestion metric : 0.22%H 0.10%V, 0.31%HV
[05/20 13:44:59    333s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/20 13:44:59    333s] (I)      
[05/20 13:44:59    333s] (I)      ============  Phase 1c Route ============
[05/20 13:44:59    333s] (I)      Usage: 169241 = (79699 H, 89542 V) = (9.20% H, 9.30% V) = (2.654e+05um H, 2.982e+05um V)
[05/20 13:44:59    333s] (I)      
[05/20 13:44:59    333s] (I)      ============  Phase 1d Route ============
[05/20 13:44:59    333s] (I)      Usage: 169241 = (79699 H, 89542 V) = (9.20% H, 9.30% V) = (2.654e+05um H, 2.982e+05um V)
[05/20 13:44:59    333s] (I)      
[05/20 13:44:59    333s] (I)      ============  Phase 1e Route ============
[05/20 13:44:59    333s] (I)      Usage: 169241 = (79699 H, 89542 V) = (9.20% H, 9.30% V) = (2.654e+05um H, 2.982e+05um V)
[05/20 13:44:59    333s] [NR-eGR] Early Global Route overflow of layer group 1: 0.22% H + 0.10% V. EstWL: 5.635725e+05um
[05/20 13:44:59    333s] (I)      
[05/20 13:44:59    333s] (I)      ============  Phase 1l Route ============
[05/20 13:45:00    333s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/20 13:45:00    333s] (I)      Layer  2:     457987     87144        14           0      634189    ( 0.00%) 
[05/20 13:45:00    333s] (I)      Layer  3:     631339    121030        62           0      633288    ( 0.00%) 
[05/20 13:45:00    333s] (I)      Layer  4:     352336     86571      1511           0      353482    ( 0.00%) 
[05/20 13:45:00    333s] (I)      Layer  5:     316516     34022         0           0      316644    ( 0.00%) 
[05/20 13:45:00    333s] (I)      Layer  6:      58368         0         0        5808       53105    ( 9.86%) 
[05/20 13:45:00    333s] (I)      Layer  7:      10600         0         0        9001        1765    (83.61%) 
[05/20 13:45:00    333s] (I)      Total:       1827146    328767      1587       14808     1992469    ( 0.74%) 
[05/20 13:45:00    333s] (I)      
[05/20 13:45:00    333s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/20 13:45:00    333s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/20 13:45:00    333s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/20 13:45:00    333s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/20 13:45:00    333s] [NR-eGR] --------------------------------------------------------------------------------
[05/20 13:45:00    333s] [NR-eGR]      li ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:00    333s] [NR-eGR]    met1 ( 2)        14( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/20 13:45:00    333s] [NR-eGR]    met2 ( 3)        46( 0.07%)         3( 0.00%)         0( 0.00%)   ( 0.08%) 
[05/20 13:45:00    333s] [NR-eGR]    met3 ( 4)      1066( 1.65%)        64( 0.10%)         2( 0.00%)   ( 1.75%) 
[05/20 13:45:00    333s] [NR-eGR]    met4 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:00    333s] [NR-eGR]    met5 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:00    333s] [NR-eGR]     rdl ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:00    333s] [NR-eGR] --------------------------------------------------------------------------------
[05/20 13:45:00    333s] [NR-eGR]        Total      1126( 0.34%)        67( 0.02%)         2( 0.00%)   ( 0.36%) 
[05/20 13:45:00    333s] [NR-eGR] 
[05/20 13:45:00    333s] (I)      Finished Global Routing ( CPU: 0.89 sec, Real: 0.19 sec, Curr Mem: 5731.56 MB )
[05/20 13:45:00    333s] (I)      total 2D Cap : 1833381 = (870394 H, 962987 V)
[05/20 13:45:00    333s] [NR-eGR] Overflow after Early Global Route 0.05% H + 0.00% V
[05/20 13:45:00    333s] Early Global Route congestion estimation runtime: 0.41 seconds, mem = 5731.6M
[05/20 13:45:00    333s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.109, REAL:0.413, MEM:5731.6M, EPOCH TIME: 1747763100.068071
[05/20 13:45:00    333s] OPERPROF: Starting HotSpotCal at level 1, MEM:5731.6M, EPOCH TIME: 1747763100.068163
[05/20 13:45:00    333s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:00    333s] [hotspot] |            |   max hotspot | total hotspot |
[05/20 13:45:00    333s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:00    334s] [hotspot] | normalized |          0.00 |          0.00 |
[05/20 13:45:00    334s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:00    334s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/20 13:45:00    334s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/20 13:45:00    334s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.026, REAL:0.015, MEM:5731.6M, EPOCH TIME: 1747763100.083296
[05/20 13:45:00    334s] 
[05/20 13:45:00    334s] === incrementalPlace Internal Loop 1 ===
[05/20 13:45:00    334s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/20 13:45:00    334s] OPERPROF: Starting IPInitSPData at level 1, MEM:5731.6M, EPOCH TIME: 1747763100.084229
[05/20 13:45:00    334s] Processing tracks to init pin-track alignment.
[05/20 13:45:00    334s] z: 1, totalTracks: 1
[05/20 13:45:00    334s] z: 3, totalTracks: 1
[05/20 13:45:00    334s] z: 5, totalTracks: 1
[05/20 13:45:00    334s] z: 7, totalTracks: 1
[05/20 13:45:00    334s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:45:00    334s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5731.6M, EPOCH TIME: 1747763100.103026
[05/20 13:45:00    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:00    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:00    334s] 
[05/20 13:45:00    334s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:00    334s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:00    334s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:5731.6M, EPOCH TIME: 1747763100.130892
[05/20 13:45:00    334s] OPERPROF:   Starting post-place ADS at level 2, MEM:5731.6M, EPOCH TIME: 1747763100.131115
[05/20 13:45:00    334s] ADSU 0.404 -> 0.404. site 436444.000 -> 436444.000. GS 26.640
[05/20 13:45:00    334s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.059, REAL:0.056, MEM:5731.6M, EPOCH TIME: 1747763100.187397
[05/20 13:45:00    334s] OPERPROF:   Starting spMPad at level 2, MEM:5722.6M, EPOCH TIME: 1747763100.189870
[05/20 13:45:00    334s] OPERPROF:     Starting spContextMPad at level 3, MEM:5722.6M, EPOCH TIME: 1747763100.191508
[05/20 13:45:00    334s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:5722.6M, EPOCH TIME: 1747763100.191633
[05/20 13:45:00    334s] OPERPROF:   Finished spMPad at level 2, CPU:0.011, REAL:0.008, MEM:5722.6M, EPOCH TIME: 1747763100.198037
[05/20 13:45:00    334s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:5722.6M, EPOCH TIME: 1747763100.206715
[05/20 13:45:00    334s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.001, REAL:0.001, MEM:5722.6M, EPOCH TIME: 1747763100.207772
[05/20 13:45:00    334s] OPERPROF:   Starting spInitNetWt at level 2, MEM:5722.6M, EPOCH TIME: 1747763100.210138
[05/20 13:45:00    334s] no activity file in design. spp won't run.
[05/20 13:45:00    334s] [spp] 0
[05/20 13:45:00    334s] [adp] 0:1:1:3
[05/20 13:45:00    334s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.005, REAL:0.005, MEM:5722.6M, EPOCH TIME: 1747763100.215515
[05/20 13:45:00    334s] SP #FI/SF FL/PI 0/0 21340/0
[05/20 13:45:00    334s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.144, REAL:0.135, MEM:5722.6M, EPOCH TIME: 1747763100.219372
[05/20 13:45:00    334s] PP off. flexM 0
[05/20 13:45:00    334s] OPERPROF: Starting CDPad at level 1, MEM:5725.9M, EPOCH TIME: 1747763100.246377
[05/20 13:45:00    334s] 3DP is on.
[05/20 13:45:00    334s] 3DP OF M2 0.000, M4 0.023. Diff 0, Offset 0
[05/20 13:45:00    334s] design sh 0.178. rd 0.200
[05/20 13:45:00    334s] design sh 0.178. rd 0.200
[05/20 13:45:00    334s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/20 13:45:00    334s] design sh 0.090. rd 0.200
[05/20 13:45:00    335s] CDPadU 0.677 -> 0.591. R=0.404, N=21340, GS=3.330
[05/20 13:45:00    335s] OPERPROF: Finished CDPad at level 1, CPU:1.675, REAL:0.168, MEM:5735.9M, EPOCH TIME: 1747763100.414736
[05/20 13:45:00    335s] OPERPROF: Starting InitSKP at level 1, MEM:5735.9M, EPOCH TIME: 1747763100.415000
[05/20 13:45:00    335s] no activity file in design. spp won't run.
[05/20 13:45:00    338s] no activity file in design. spp won't run.
[05/20 13:45:02    342s] *** Finished SKP initialization (cpu=0:00:06.7, real=0:00:02.0)***
[05/20 13:45:02    342s] OPERPROF: Finished InitSKP at level 1, CPU:6.745, REAL:1.973, MEM:6152.7M, EPOCH TIME: 1747763102.387863
[05/20 13:45:02    342s] NP #FI/FS/SF FL/PI: 4346/0/0 21340/0
[05/20 13:45:02    342s] no activity file in design. spp won't run.
[05/20 13:45:02    342s] 
[05/20 13:45:02    342s] AB Est...
[05/20 13:45:02    342s] OPERPROF: Starting npPlace at level 1, MEM:6156.2M, EPOCH TIME: 1747763102.433494
[05/20 13:45:02    342s] OPERPROF: Finished npPlace at level 1, CPU:0.153, REAL:0.061, MEM:6191.5M, EPOCH TIME: 1747763102.494259
[05/20 13:45:02    343s] Iteration  4: Skipped, with CDP Off
[05/20 13:45:02    343s] 
[05/20 13:45:02    343s] AB Est...
[05/20 13:45:02    343s] OPERPROF: Starting npPlace at level 1, MEM:6223.5M, EPOCH TIME: 1747763102.516590
[05/20 13:45:02    343s] OPERPROF: Finished npPlace at level 1, CPU:0.137, REAL:0.056, MEM:6191.5M, EPOCH TIME: 1747763102.573006
[05/20 13:45:02    343s] Iteration  5: Skipped, with CDP Off
[05/20 13:45:02    343s] 
[05/20 13:45:02    343s] AB Est...
[05/20 13:45:02    343s] OPERPROF: Starting npPlace at level 1, MEM:6223.5M, EPOCH TIME: 1747763102.594500
[05/20 13:45:02    343s] OPERPROF: Finished npPlace at level 1, CPU:0.136, REAL:0.055, MEM:6191.5M, EPOCH TIME: 1747763102.649563
[05/20 13:45:02    343s] Iteration  6: Skipped, with CDP Off
[05/20 13:45:02    343s] OPERPROF: Starting npPlace at level 1, MEM:6575.5M, EPOCH TIME: 1747763102.717258
[05/20 13:45:04    351s] Iteration  7: Total net bbox = 3.580e+05 (1.54e+05 2.04e+05)
[05/20 13:45:04    351s]               Est.  stn bbox = 4.383e+05 (1.92e+05 2.47e+05)
[05/20 13:45:04    351s]               cpu = 0:00:07.8 real = 0:00:02.0 mem = 7577.7M
[05/20 13:45:04    351s] OPERPROF: Finished npPlace at level 1, CPU:7.854, REAL:1.431, MEM:7225.7M, EPOCH TIME: 1747763104.148060
[05/20 13:45:04    351s] no activity file in design. spp won't run.
[05/20 13:45:04    351s] NP #FI/FS/SF FL/PI: 4346/0/0 21340/0
[05/20 13:45:04    351s] no activity file in design. spp won't run.
[05/20 13:45:04    351s] OPERPROF: Starting npPlace at level 1, MEM:7193.7M, EPOCH TIME: 1747763104.276076
[05/20 13:45:06    366s] Iteration  8: Total net bbox = 4.361e+05 (1.99e+05 2.37e+05)
[05/20 13:45:06    366s]               Est.  stn bbox = 5.243e+05 (2.40e+05 2.84e+05)
[05/20 13:45:06    366s]               cpu = 0:00:14.2 real = 0:00:02.0 mem = 7562.7M
[05/20 13:45:06    366s] OPERPROF: Finished npPlace at level 1, CPU:14.325, REAL:1.933, MEM:7210.7M, EPOCH TIME: 1747763106.208916
[05/20 13:45:06    366s] Legalizing MH Cells... 0 / 0 (level 6)
[05/20 13:45:06    366s] No instances found in the vector
[05/20 13:45:06    366s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6826.7M, DRC: 0)
[05/20 13:45:06    366s] 0 (out of 0) MH cells were successfully legalized.
[05/20 13:45:06    366s] no activity file in design. spp won't run.
[05/20 13:45:06    366s] NP #FI/FS/SF FL/PI: 4346/0/0 21340/0
[05/20 13:45:06    366s] no activity file in design. spp won't run.
[05/20 13:45:06    366s] OPERPROF: Starting npPlace at level 1, MEM:7178.7M, EPOCH TIME: 1747763106.373670
[05/20 13:45:08    381s] Iteration  9: Total net bbox = 4.675e+05 (2.27e+05 2.41e+05)
[05/20 13:45:08    381s]               Est.  stn bbox = 5.565e+05 (2.69e+05 2.88e+05)
[05/20 13:45:08    381s]               cpu = 0:00:14.3 real = 0:00:02.0 mem = 7562.7M
[05/20 13:45:08    381s] OPERPROF: Finished npPlace at level 1, CPU:14.439, REAL:1.962, MEM:7210.7M, EPOCH TIME: 1747763108.335768
[05/20 13:45:08    381s] Legalizing MH Cells... 0 / 0 (level 7)
[05/20 13:45:08    381s] No instances found in the vector
[05/20 13:45:08    381s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6826.7M, DRC: 0)
[05/20 13:45:08    381s] 0 (out of 0) MH cells were successfully legalized.
[05/20 13:45:08    381s] no activity file in design. spp won't run.
[05/20 13:45:08    381s] NP #FI/FS/SF FL/PI: 4346/0/0 21340/0
[05/20 13:45:08    381s] no activity file in design. spp won't run.
[05/20 13:45:08    381s] OPERPROF: Starting npPlace at level 1, MEM:7178.7M, EPOCH TIME: 1747763108.455214
[05/20 13:45:08    381s] Starting Early Global Route supply map. mem = 7178.7M
[05/20 13:45:08    381s] (I)      ======================== Layers ========================
[05/20 13:45:08    381s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:08    381s] (I)      | DB# | ID |         Name |      Type | #Masks | Extra |
[05/20 13:45:08    381s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:08    381s] (I)      |  33 |  0 |        licon |       cut |      1 |       |
[05/20 13:45:08    381s] (I)      |   1 |  1 |           li |      wire |      1 |       |
[05/20 13:45:08    381s] (I)      |  34 |  1 |         mcon |       cut |      1 |       |
[05/20 13:45:08    381s] (I)      |   2 |  2 |         met1 |      wire |      1 |       |
[05/20 13:45:08    381s] (I)      |  35 |  2 |         via1 |       cut |      1 |       |
[05/20 13:45:08    381s] (I)      |   3 |  3 |         met2 |      wire |      1 |       |
[05/20 13:45:08    381s] (I)      |  36 |  3 |         via2 |       cut |      1 |       |
[05/20 13:45:08    381s] (I)      |   4 |  4 |         met3 |      wire |      1 |       |
[05/20 13:45:08    381s] (I)      |  37 |  4 |         via3 |       cut |      1 |       |
[05/20 13:45:08    381s] (I)      |   5 |  5 |         met4 |      wire |      1 |       |
[05/20 13:45:08    381s] (I)      |  38 |  5 |         via4 |       cut |      1 |       |
[05/20 13:45:08    381s] (I)      |   6 |  6 |         met5 |      wire |      1 |       |
[05/20 13:45:08    381s] (I)      |  39 |  6 |       rdlcon |       cut |      1 |       |
[05/20 13:45:08    381s] (I)      |   7 |  7 |          rdl |      wire |      1 |       |
[05/20 13:45:08    381s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:08    381s] (I)      |  64 | 64 | OverlapCheck |   overlap |        |       |
[05/20 13:45:08    381s] (I)      |  65 | 65 |        pwell |     other |        |    MS |
[05/20 13:45:08    381s] (I)      |  66 | 66 |        nwell |     other |        |    MS |
[05/20 13:45:08    381s] (I)      |  67 | 67 |       dnwell |     other |        |    MS |
[05/20 13:45:08    381s] (I)      |  68 | 68 |         diff | diffusion |        |    MS |
[05/20 13:45:08    381s] (I)      |  69 | 69 |         nsdm |   implant |        |       |
[05/20 13:45:08    381s] (I)      |  70 | 70 |         psdm |   implant |        |       |
[05/20 13:45:08    381s] (I)      |   0 |  0 |         poly |     other |        |    MS |
[05/20 13:45:08    381s] (I)      |  71 | 71 |          npc |     other |        |    MS |
[05/20 13:45:08    381s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:08    382s] Finished Early Global Route supply map. mem = 7194.2M
[05/20 13:45:14    433s] Iteration 10: Total net bbox = 5.093e+05 (2.53e+05 2.56e+05)
[05/20 13:45:14    433s]               Est.  stn bbox = 5.991e+05 (2.96e+05 3.03e+05)
[05/20 13:45:14    433s]               cpu = 0:00:51.4 real = 0:00:06.0 mem = 7563.2M
[05/20 13:45:14    433s] OPERPROF: Finished npPlace at level 1, CPU:51.479, REAL:5.862, MEM:7211.2M, EPOCH TIME: 1747763114.317668
[05/20 13:45:14    433s] Legalizing MH Cells... 0 / 0 (level 8)
[05/20 13:45:14    433s] No instances found in the vector
[05/20 13:45:14    433s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6827.2M, DRC: 0)
[05/20 13:45:14    433s] 0 (out of 0) MH cells were successfully legalized.
[05/20 13:45:14    433s] no activity file in design. spp won't run.
[05/20 13:45:14    433s] NP #FI/FS/SF FL/PI: 4346/0/0 21340/0
[05/20 13:45:14    433s] no activity file in design. spp won't run.
[05/20 13:45:14    433s] OPERPROF: Starting npPlace at level 1, MEM:7179.2M, EPOCH TIME: 1747763114.430781
[05/20 13:45:14    433s] GP RA stats: MHOnly 0 nrInst 21340 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/20 13:45:15    445s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:7946.1M, EPOCH TIME: 1747763115.849634
[05/20 13:45:15    445s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:7946.1M, EPOCH TIME: 1747763115.849884
[05/20 13:45:15    445s] Iteration 11: Total net bbox = 4.557e+05 (2.12e+05 2.43e+05)
[05/20 13:45:15    445s]               Est.  stn bbox = 5.369e+05 (2.49e+05 2.88e+05)
[05/20 13:45:15    445s]               cpu = 0:00:11.7 real = 0:00:01.0 mem = 7594.1M
[05/20 13:45:15    445s] OPERPROF: Finished npPlace at level 1, CPU:11.764, REAL:1.432, MEM:7210.1M, EPOCH TIME: 1747763115.862517
[05/20 13:45:15    446s] Legalizing MH Cells... 0 / 0 (level 9)
[05/20 13:45:15    446s] No instances found in the vector
[05/20 13:45:15    446s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6826.1M, DRC: 0)
[05/20 13:45:15    446s] 0 (out of 0) MH cells were successfully legalized.
[05/20 13:45:15    446s] Move report: Timing Driven Placement moves 21340 insts, mean move: 19.37 um, max move: 301.95 um 
[05/20 13:45:15    446s] 	Max move on inst (FE_OFC4_rst_n): (801.36, 303.78) --> (665.87, 470.25)
[05/20 13:45:15    446s] no activity file in design. spp won't run.
[05/20 13:45:15    446s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:6826.1M, EPOCH TIME: 1747763115.941189
[05/20 13:45:15    446s] Saved padding area to DB
[05/20 13:45:15    446s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:6826.1M, EPOCH TIME: 1747763115.943017
[05/20 13:45:15    446s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.004, REAL:0.004, MEM:6826.1M, EPOCH TIME: 1747763115.947109
[05/20 13:45:15    446s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:6826.1M, EPOCH TIME: 1747763115.951567
[05/20 13:45:15    446s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/20 13:45:15    446s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.004, REAL:0.004, MEM:6826.1M, EPOCH TIME: 1747763115.955208
[05/20 13:45:15    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:45:15    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:15    446s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:6826.1M, EPOCH TIME: 1747763115.958518
[05/20 13:45:15    446s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:6826.1M, EPOCH TIME: 1747763115.958696
[05/20 13:45:15    446s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.022, REAL:0.020, MEM:6826.1M, EPOCH TIME: 1747763115.961400
[05/20 13:45:15    446s] 
[05/20 13:45:15    446s] Finished Incremental Placement (cpu=0:01:52, real=0:00:15.0, mem=6826.1M)
[05/20 13:45:15    446s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/20 13:45:15    446s] Type 'man IMPSP-9025' for more detail.
[05/20 13:45:15    446s] CongRepair sets shifter mode to gplace
[05/20 13:45:15    446s] TDRefine: refinePlace mode is spiral
[05/20 13:45:15    446s] OPERPROF: Starting RefinePlace2 at level 1, MEM:6826.1M, EPOCH TIME: 1747763115.965049
[05/20 13:45:15    446s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:6826.1M, EPOCH TIME: 1747763115.965153
[05/20 13:45:15    446s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6826.1M, EPOCH TIME: 1747763115.965282
[05/20 13:45:15    446s] Processing tracks to init pin-track alignment.
[05/20 13:45:15    446s] z: 1, totalTracks: 1
[05/20 13:45:15    446s] z: 3, totalTracks: 1
[05/20 13:45:15    446s] z: 5, totalTracks: 1
[05/20 13:45:15    446s] z: 7, totalTracks: 1
[05/20 13:45:15    446s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:45:15    446s] All LLGs are deleted
[05/20 13:45:15    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:15    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:15    446s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:6826.1M, EPOCH TIME: 1747763115.977617
[05/20 13:45:15    446s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:6826.1M, EPOCH TIME: 1747763115.977796
[05/20 13:45:15    446s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:6826.1M, EPOCH TIME: 1747763115.982325
[05/20 13:45:15    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:15    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:15    446s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:6826.1M, EPOCH TIME: 1747763115.983280
[05/20 13:45:15    446s] Max number of tech site patterns supported in site array is 256.
[05/20 13:45:15    446s] Core basic site is unit
[05/20 13:45:15    446s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:6826.1M, EPOCH TIME: 1747763115.997721
[05/20 13:45:16    446s] After signature check, allow fast init is true, keep pre-filter is true.
[05/20 13:45:16    446s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/20 13:45:16    446s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.042, REAL:0.023, MEM:6826.1M, EPOCH TIME: 1747763116.020935
[05/20 13:45:16    446s] Fast DP-INIT is on for default
[05/20 13:45:16    446s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:45:16    446s] Atter site array init, number of instance map data is 0.
[05/20 13:45:16    446s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.068, REAL:0.042, MEM:6826.1M, EPOCH TIME: 1747763116.025321
[05/20 13:45:16    446s] 
[05/20 13:45:16    446s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:16    446s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:16    446s] OPERPROF:         Starting CMU at level 5, MEM:6826.1M, EPOCH TIME: 1747763116.035742
[05/20 13:45:16    446s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.002, MEM:6826.1M, EPOCH TIME: 1747763116.037880
[05/20 13:45:16    446s] 
[05/20 13:45:16    446s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:45:16    446s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.085, REAL:0.059, MEM:6826.1M, EPOCH TIME: 1747763116.040838
[05/20 13:45:16    446s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:6826.1M, EPOCH TIME: 1747763116.040941
[05/20 13:45:16    446s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.024, REAL:0.013, MEM:6826.1M, EPOCH TIME: 1747763116.054264
[05/20 13:45:16    446s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=6826.1MB).
[05/20 13:45:16    446s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.130, REAL:0.093, MEM:6826.1M, EPOCH TIME: 1747763116.058427
[05/20 13:45:16    446s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.130, REAL:0.093, MEM:6826.1M, EPOCH TIME: 1747763116.058516
[05/20 13:45:16    446s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.783287.2
[05/20 13:45:16    446s] OPERPROF:   Starting RefinePlace at level 2, MEM:6826.1M, EPOCH TIME: 1747763116.058681
[05/20 13:45:16    446s] *** Starting refinePlace (0:07:26 mem=6826.1M) ***
[05/20 13:45:16    446s] Total net bbox length = 4.838e+05 (2.352e+05 2.486e+05) (ext = 6.915e+02)
[05/20 13:45:16    446s] 
[05/20 13:45:16    446s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:16    446s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:16    446s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/20 13:45:16    446s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/20 13:45:16    446s] Type 'man IMPSP-5140' for more detail.
[05/20 13:45:16    446s] **WARN: (IMPSP-315):	Found 4368 instances insts with no PG Term connections.
[05/20 13:45:16    446s] Type 'man IMPSP-315' for more detail.
[05/20 13:45:16    446s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:16    446s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:16    446s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:6826.1M, EPOCH TIME: 1747763116.088367
[05/20 13:45:16    446s] Starting refinePlace ...
[05/20 13:45:16    446s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:16    446s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:16    446s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:7178.1M, EPOCH TIME: 1747763116.145347
[05/20 13:45:16    446s] DDP initSite1 nrRow 210 nrJob 210
[05/20 13:45:16    446s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:7178.1M, EPOCH TIME: 1747763116.145602
[05/20 13:45:16    446s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:7178.1M, EPOCH TIME: 1747763116.145813
[05/20 13:45:16    446s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:7178.1M, EPOCH TIME: 1747763116.145912
[05/20 13:45:16    446s] DDP markSite nrRow 210 nrJob 210
[05/20 13:45:16    446s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.003, REAL:0.000, MEM:7178.1M, EPOCH TIME: 1747763116.146328
[05/20 13:45:16    446s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.004, REAL:0.001, MEM:7178.1M, EPOCH TIME: 1747763116.146421
[05/20 13:45:16    446s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/20 13:45:16    446s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:7178.1M, EPOCH TIME: 1747763116.156397
[05/20 13:45:16    446s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:7178.1M, EPOCH TIME: 1747763116.156501
[05/20 13:45:16    446s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.012, REAL:0.001, MEM:7178.1M, EPOCH TIME: 1747763116.157936
[05/20 13:45:16    446s] ** Cut row section cpu time 0:00:00.0.
[05/20 13:45:16    446s]  ** Cut row section real time 0:00:00.0.
[05/20 13:45:16    446s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.012, REAL:0.002, MEM:7178.1M, EPOCH TIME: 1747763116.158201
[05/20 13:45:16    447s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee26d8.
[05/20 13:45:16    447s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 0 out of 2 thread pools are available.
[05/20 13:45:16    447s]   Spread Effort: high, pre-route mode, useDDP on.
[05/20 13:45:16    447s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:00.0, mem=6794.1MB) @(0:07:26 - 0:07:28).
[05/20 13:45:16    447s] Move report: preRPlace moves 21340 insts, mean move: 0.60 um, max move: 11.76 um 
[05/20 13:45:16    447s] 	Max move on inst (gen_neurons_layer_2[1].u_layer_2_IZ_pipeline_16_fixed_16_mul_69_13:mul_116_33_g4807): (113.26, 111.07) --> (104.40, 113.97)
[05/20 13:45:16    447s] 	Length: 17 sites, height: 1 rows, site name: unit, cell type: scs130lp_fa_1
[05/20 13:45:16    447s] wireLenOptFixPriorityInst 0 inst fixed
[05/20 13:45:16    447s] tweakage running in 24 threads.
[05/20 13:45:16    447s] Placement tweakage begins.
[05/20 13:45:16    447s] wire length = 5.669e+05
[05/20 13:45:16    449s] wire length = 5.290e+05
[05/20 13:45:16    449s] Placement tweakage ends.
[05/20 13:45:16    449s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee26d8.
[05/20 13:45:16    449s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 0 out of 2 thread pools are available.
[05/20 13:45:16    449s] Move report: tweak moves 2074 insts, mean move: 3.82 um, max move: 19.68 um 
[05/20 13:45:16    449s] 	Max move on inst (gen_neurons_layer_1[3].u_layer_1_IZ_pipeline_16/fixed_16_mul_69_13:mul_116_33_g5139): (244.56, 616.80) --> (224.88, 616.80)
[05/20 13:45:16    449s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:00.0, mem=6794.1MB) @(0:07:28 - 0:07:29).
[05/20 13:45:16    449s] 
[05/20 13:45:16    449s] Running Spiral MT with 24 threads  fetchWidth=150 
[05/20 13:45:16    449s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Create thread pool 0x7f922faa4288.
[05/20 13:45:16    449s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 0 out of 3 thread pools are available.
[05/20 13:45:17    449s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee26d8.
[05/20 13:45:17    449s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 0 out of 3 thread pools are available.
[05/20 13:45:17    449s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f922faa4288.
[05/20 13:45:17    449s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 1 out of 3 thread pools are available.
[05/20 13:45:17    449s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/20 13:45:17    449s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[05/20 13:45:17    449s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/20 13:45:17    449s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=7178.1MB) @(0:07:29 - 0:07:30).
[05/20 13:45:17    449s] Move report: Detail placement moves 21340 insts, mean move: 0.88 um, max move: 21.01 um 
[05/20 13:45:17    449s] 	Max move on inst (const_gen_neurons_layer_2[1].u_layer_2_IZ_pipeline_16_fixed_16_mul_86_17:mul_116_33_g3129): (111.21, 113.98) --> (128.88, 110.64)
[05/20 13:45:17    449s] 	Runtime: CPU: 0:00:03.3 REAL: 0:00:01.0 MEM: 7178.1MB
[05/20 13:45:17    449s] Statistics of distance of Instance movement in refine placement:
[05/20 13:45:17    449s]   maximum (X+Y) =        21.01 um
[05/20 13:45:17    449s]   inst (const_gen_neurons_layer_2[1].u_layer_2_IZ_pipeline_16_fixed_16_mul_86_17:mul_116_33_g3129) with max move: (111.214, 113.981) -> (128.88, 110.64)
[05/20 13:45:17    449s]   mean    (X+Y) =         0.88 um
[05/20 13:45:17    449s] Summary Report:
[05/20 13:45:17    449s] Instances move: 21340 (out of 21340 movable)
[05/20 13:45:17    449s] Instances flipped: 0
[05/20 13:45:17    449s] Mean displacement: 0.88 um
[05/20 13:45:17    449s] Max displacement: 21.01 um (Instance: const_gen_neurons_layer_2[1].u_layer_2_IZ_pipeline_16_fixed_16_mul_86_17:mul_116_33_g3129) (111.214, 113.981) -> (128.88, 110.64)
[05/20 13:45:17    449s] 	Length: 2 sites, height: 1 rows, site name: unit, cell type: scs130lp_inv_1
[05/20 13:45:17    449s] Total instances moved : 21340
[05/20 13:45:17    449s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.268, REAL:1.124, MEM:7178.1M, EPOCH TIME: 1747763117.212539
[05/20 13:45:17    449s] Total net bbox length = 4.577e+05 (2.073e+05 2.504e+05) (ext = 6.834e+02)
[05/20 13:45:17    449s] Runtime: CPU: 0:00:03.3 REAL: 0:00:01.0 MEM: 7178.1MB
[05/20 13:45:17    449s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:01.0, mem=7178.1MB) @(0:07:26 - 0:07:30).
[05/20 13:45:17    449s] *** Finished refinePlace (0:07:30 mem=7178.1M) ***
[05/20 13:45:17    449s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.783287.2
[05/20 13:45:17    449s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.305, REAL:1.161, MEM:7178.1M, EPOCH TIME: 1747763117.219945
[05/20 13:45:17    449s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:7178.1M, EPOCH TIME: 1747763117.220044
[05/20 13:45:17    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25686).
[05/20 13:45:17    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:17    449s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:17    449s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:17    449s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.133, REAL:0.040, MEM:7183.1M, EPOCH TIME: 1747763117.259733
[05/20 13:45:17    449s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.569, REAL:1.295, MEM:7183.1M, EPOCH TIME: 1747763117.259919
[05/20 13:45:17    449s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:7183.1M, EPOCH TIME: 1747763117.260481
[05/20 13:45:17    449s] Starting Early Global Route congestion estimation: mem = 7183.1M
[05/20 13:45:17    449s] (I)      ======================== Layers ========================
[05/20 13:45:17    449s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:17    449s] (I)      | DB# | ID |         Name |      Type | #Masks | Extra |
[05/20 13:45:17    449s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:17    449s] (I)      |  33 |  0 |        licon |       cut |      1 |       |
[05/20 13:45:17    449s] (I)      |   1 |  1 |           li |      wire |      1 |       |
[05/20 13:45:17    449s] (I)      |  34 |  1 |         mcon |       cut |      1 |       |
[05/20 13:45:17    449s] (I)      |   2 |  2 |         met1 |      wire |      1 |       |
[05/20 13:45:17    449s] (I)      |  35 |  2 |         via1 |       cut |      1 |       |
[05/20 13:45:17    449s] (I)      |   3 |  3 |         met2 |      wire |      1 |       |
[05/20 13:45:17    449s] (I)      |  36 |  3 |         via2 |       cut |      1 |       |
[05/20 13:45:17    449s] (I)      |   4 |  4 |         met3 |      wire |      1 |       |
[05/20 13:45:17    449s] (I)      |  37 |  4 |         via3 |       cut |      1 |       |
[05/20 13:45:17    449s] (I)      |   5 |  5 |         met4 |      wire |      1 |       |
[05/20 13:45:17    449s] (I)      |  38 |  5 |         via4 |       cut |      1 |       |
[05/20 13:45:17    449s] (I)      |   6 |  6 |         met5 |      wire |      1 |       |
[05/20 13:45:17    449s] (I)      |  39 |  6 |       rdlcon |       cut |      1 |       |
[05/20 13:45:17    449s] (I)      |   7 |  7 |          rdl |      wire |      1 |       |
[05/20 13:45:17    449s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:17    449s] (I)      |  64 | 64 | OverlapCheck |   overlap |        |       |
[05/20 13:45:17    449s] (I)      |  65 | 65 |        pwell |     other |        |    MS |
[05/20 13:45:17    449s] (I)      |  66 | 66 |        nwell |     other |        |    MS |
[05/20 13:45:17    449s] (I)      |  67 | 67 |       dnwell |     other |        |    MS |
[05/20 13:45:17    449s] (I)      |  68 | 68 |         diff | diffusion |        |    MS |
[05/20 13:45:17    449s] (I)      |  69 | 69 |         nsdm |   implant |        |       |
[05/20 13:45:17    449s] (I)      |  70 | 70 |         psdm |   implant |        |       |
[05/20 13:45:17    449s] (I)      |   0 |  0 |         poly |     other |        |    MS |
[05/20 13:45:17    449s] (I)      |  71 | 71 |          npc |     other |        |    MS |
[05/20 13:45:17    449s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:17    449s] (I)      Started Import and model ( Curr Mem: 7183.09 MB )
[05/20 13:45:17    449s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:17    449s] (I)      == Non-default Options ==
[05/20 13:45:17    449s] (I)      Maximum routing layer                              : 7
[05/20 13:45:17    449s] (I)      Number of threads                                  : 24
[05/20 13:45:17    449s] (I)      Use non-blocking free Dbs wires                    : false
[05/20 13:45:17    449s] (I)      Method to set GCell size                           : row
[05/20 13:45:17    449s] (I)      Counted 1705 PG shapes. We will not process PG shapes layer by layer.
[05/20 13:45:17    449s] (I)      Use row-based GCell size
[05/20 13:45:17    449s] (I)      Use row-based GCell align
[05/20 13:45:17    449s] (I)      layer 0 area = 28899
[05/20 13:45:17    449s] (I)      layer 1 area = 83000
[05/20 13:45:17    449s] (I)      layer 2 area = 67600
[05/20 13:45:17    449s] (I)      layer 3 area = 240000
[05/20 13:45:17    449s] (I)      layer 4 area = 240000
[05/20 13:45:17    449s] (I)      layer 5 area = 2560000
[05/20 13:45:17    449s] (I)      layer 6 area = 100000000
[05/20 13:45:17    449s] (I)      GCell unit size   : 3330
[05/20 13:45:17    449s] (I)      GCell multiplier  : 1
[05/20 13:45:17    449s] (I)      GCell row height  : 3330
[05/20 13:45:17    449s] (I)      Actual row height : 3330
[05/20 13:45:17    449s] (I)      GCell align ref   : 4080 4080
[05/20 13:45:17    449s] [NR-eGR] Track table information for default rule: 
[05/20 13:45:17    449s] [NR-eGR] li has single uniform track structure
[05/20 13:45:17    449s] [NR-eGR] met1 has single uniform track structure
[05/20 13:45:17    449s] [NR-eGR] met2 has single uniform track structure
[05/20 13:45:17    449s] [NR-eGR] met3 has single uniform track structure
[05/20 13:45:17    449s] [NR-eGR] met4 has single uniform track structure
[05/20 13:45:17    449s] [NR-eGR] met5 has single uniform track structure
[05/20 13:45:17    449s] [NR-eGR] rdl has single uniform track structure
[05/20 13:45:17    449s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[05/20 13:45:17    449s] [NR-eGR] No double-cut via on layer 6
[05/20 13:45:17    449s] (I)      ============== Default via ===============
[05/20 13:45:17    449s] (I)      +---+------------------+-----------------+
[05/20 13:45:17    449s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/20 13:45:17    449s] (I)      +---+------------------+-----------------+
[05/20 13:45:17    449s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[05/20 13:45:17    449s] (I)      | 2 |    6  M1M2_PR    |    6  M1M2_PR   |
[05/20 13:45:17    450s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[05/20 13:45:17    450s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[05/20 13:45:17    450s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[05/20 13:45:17    450s] (I)      | 6 |                  |                 |
[05/20 13:45:17    450s] (I)      +---+------------------+-----------------+
[05/20 13:45:17    450s] [NR-eGR] Read 1502 PG shapes
[05/20 13:45:17    450s] [NR-eGR] Read 0 clock shapes
[05/20 13:45:17    450s] [NR-eGR] Read 0 other shapes
[05/20 13:45:17    450s] [NR-eGR] #Routing Blockages  : 0
[05/20 13:45:17    450s] [NR-eGR] #Instance Blockages : 73112
[05/20 13:45:17    450s] [NR-eGR] #PG Blockages       : 1502
[05/20 13:45:17    450s] [NR-eGR] #Halo Blockages     : 0
[05/20 13:45:17    450s] [NR-eGR] #Boundary Blockages : 0
[05/20 13:45:17    450s] [NR-eGR] #Clock Blockages    : 0
[05/20 13:45:17    450s] [NR-eGR] #Other Blockages    : 0
[05/20 13:45:17    450s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/20 13:45:17    450s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/20 13:45:17    450s] [NR-eGR] Read 26963 nets ( ignored 0 )
[05/20 13:45:17    450s] (I)      early_global_route_priority property id does not exist.
[05/20 13:45:17    450s] (I)      Read Num Blocks=74614  Num Prerouted Wires=0  Num CS=0
[05/20 13:45:17    450s] (I)      Layer 1 (H) : #blockages 74180 : #preroutes 0
[05/20 13:45:17    450s] (I)      Layer 2 (V) : #blockages 434 : #preroutes 0
[05/20 13:45:17    450s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/20 13:45:17    450s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/20 13:45:17    450s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/20 13:45:17    450s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/20 13:45:17    450s] (I)      Number of ignored nets                =      0
[05/20 13:45:17    450s] (I)      Number of connected nets              =      0
[05/20 13:45:17    450s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/20 13:45:17    450s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/20 13:45:17    450s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/20 13:45:17    450s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/20 13:45:17    450s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/20 13:45:17    450s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/20 13:45:17    450s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/20 13:45:17    450s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/20 13:45:17    450s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/20 13:45:17    450s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/20 13:45:17    450s] (I)      Ndr track 0 does not exist
[05/20 13:45:17    450s] (I)      ---------------------Grid Graph Info--------------------
[05/20 13:45:17    450s] (I)      Routing area        : (0, 0) - (1015920, 707540)
[05/20 13:45:17    450s] (I)      Core area           : (4080, 4080) - (1011840, 703380)
[05/20 13:45:17    450s] (I)      Site width          :   480  (dbu)
[05/20 13:45:17    450s] (I)      Row height          :  3330  (dbu)
[05/20 13:45:17    450s] (I)      GCell row height    :  3330  (dbu)
[05/20 13:45:17    450s] (I)      GCell width         :  3330  (dbu)
[05/20 13:45:17    450s] (I)      GCell height        :  3330  (dbu)
[05/20 13:45:17    450s] (I)      Grid                :   305   213     7
[05/20 13:45:17    450s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[05/20 13:45:17    450s] (I)      Vertical capacity   :     0     0  3330     0  3330     0  3330
[05/20 13:45:17    450s] (I)      Horizontal capacity :     0  3330     0  3330     0  3330     0
[05/20 13:45:17    450s] (I)      Default wire width  :   170   140   140   300   300  1600 10000
[05/20 13:45:17    450s] (I)      Default wire space  :   170   140   140   300   300  1600 10000
[05/20 13:45:17    450s] (I)      Default wire pitch  :   340   280   280   600   600  3200 20000
[05/20 13:45:17    450s] (I)      Default pitch size  :   340   340   340   610   680  3660 20000
[05/20 13:45:17    450s] (I)      First track coord   :   170   170   170   590   850  4250 14080
[05/20 13:45:17    450s] (I)      Num tracks per GCell:  9.79  9.79  9.79  5.46  4.90  0.91  0.17
[05/20 13:45:17    450s] (I)      Total num of tracks :  2988  2081  2988  1159  1493   192    50
[05/20 13:45:17    450s] (I)      Num of masks        :     1     1     1     1     1     1     1
[05/20 13:45:17    450s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[05/20 13:45:17    450s] (I)      --------------------------------------------------------
[05/20 13:45:17    450s] 
[05/20 13:45:17    450s] [NR-eGR] ============ Routing rule table ============
[05/20 13:45:17    450s] [NR-eGR] Rule id: 0  Nets: 26963
[05/20 13:45:17    450s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/20 13:45:17    450s] (I)                    Layer    2    3    4    5     6      7 
[05/20 13:45:17    450s] (I)                    Pitch  340  340  610  680  3660  20000 
[05/20 13:45:17    450s] (I)             #Used tracks    1    1    1    1     1      1 
[05/20 13:45:17    450s] (I)       #Fully used tracks    1    1    1    1     1      1 
[05/20 13:45:17    450s] [NR-eGR] ========================================
[05/20 13:45:17    450s] [NR-eGR] 
[05/20 13:45:17    450s] (I)      =============== Blocked Tracks ===============
[05/20 13:45:17    450s] (I)      +-------+---------+----------+---------------+
[05/20 13:45:17    450s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/20 13:45:17    450s] (I)      +-------+---------+----------+---------------+
[05/20 13:45:17    450s] (I)      |     1 |       0 |        0 |         0.00% |
[05/20 13:45:17    450s] (I)      |     2 |  634705 |   172521 |        27.18% |
[05/20 13:45:17    450s] (I)      |     3 |  636444 |     2120 |         0.33% |
[05/20 13:45:17    450s] (I)      |     4 |  353495 |        0 |         0.00% |
[05/20 13:45:17    450s] (I)      |     5 |  318009 |        0 |         0.00% |
[05/20 13:45:17    450s] (I)      |     6 |   58560 |        0 |         0.00% |
[05/20 13:45:17    450s] (I)      |     7 |   10650 |        0 |         0.00% |
[05/20 13:45:17    450s] (I)      +-------+---------+----------+---------------+
[05/20 13:45:17    450s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 7202.55 MB )
[05/20 13:45:17    450s] (I)      Reset routing kernel
[05/20 13:45:17    450s] (I)      Started Global Routing ( Curr Mem: 7202.55 MB )
[05/20 13:45:17    450s] (I)      totalPins=83841  totalGlobalPin=81528 (97.24%)
[05/20 13:45:17    450s] (I)      total 2D Cap : 1846385 = (883402 H, 962983 V)
[05/20 13:45:17    450s] [NR-eGR] Layer group 1: route 26963 net(s) in layer range [2, 7]
[05/20 13:45:17    450s] (I)      
[05/20 13:45:17    450s] (I)      ============  Phase 1a Route ============
[05/20 13:45:17    450s] (I)      Usage: 152686 = (70961 H, 81725 V) = (8.03% H, 8.49% V) = (2.363e+05um H, 2.721e+05um V)
[05/20 13:45:17    450s] (I)      
[05/20 13:45:17    450s] (I)      ============  Phase 1b Route ============
[05/20 13:45:17    450s] (I)      Usage: 152686 = (70961 H, 81725 V) = (8.03% H, 8.49% V) = (2.363e+05um H, 2.721e+05um V)
[05/20 13:45:17    450s] (I)      Overflow of layer group 1: 0.43% H + 0.11% V. EstWL: 5.084444e+05um
[05/20 13:45:17    450s] (I)      Congestion metric : 0.43%H 0.11%V, 0.54%HV
[05/20 13:45:17    450s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/20 13:45:17    450s] (I)      
[05/20 13:45:17    450s] (I)      ============  Phase 1c Route ============
[05/20 13:45:17    450s] (I)      Usage: 152686 = (70961 H, 81725 V) = (8.03% H, 8.49% V) = (2.363e+05um H, 2.721e+05um V)
[05/20 13:45:17    450s] (I)      
[05/20 13:45:17    450s] (I)      ============  Phase 1d Route ============
[05/20 13:45:17    450s] (I)      Usage: 152686 = (70961 H, 81725 V) = (8.03% H, 8.49% V) = (2.363e+05um H, 2.721e+05um V)
[05/20 13:45:17    450s] (I)      
[05/20 13:45:17    450s] (I)      ============  Phase 1e Route ============
[05/20 13:45:17    450s] (I)      Usage: 152686 = (70961 H, 81725 V) = (8.03% H, 8.49% V) = (2.363e+05um H, 2.721e+05um V)
[05/20 13:45:17    450s] [NR-eGR] Early Global Route overflow of layer group 1: 0.43% H + 0.11% V. EstWL: 5.084444e+05um
[05/20 13:45:17    450s] (I)      
[05/20 13:45:17    450s] (I)      ============  Phase 1l Route ============
[05/20 13:45:17    450s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/20 13:45:17    450s] (I)      Layer  2:     475194     80080        25           0      634189    ( 0.00%) 
[05/20 13:45:17    450s] (I)      Layer  3:     631339    111751       101           0      633288    ( 0.00%) 
[05/20 13:45:17    450s] (I)      Layer  4:     352336     78072      1464           0      353482    ( 0.00%) 
[05/20 13:45:17    450s] (I)      Layer  5:     316516     30574         1           0      316644    ( 0.00%) 
[05/20 13:45:17    450s] (I)      Layer  6:      58368         0         0        5808       53105    ( 9.86%) 
[05/20 13:45:17    450s] (I)      Layer  7:      10600         0         0        9001        1765    (83.61%) 
[05/20 13:45:17    450s] (I)      Total:       1844353    300477      1591       14808     1992469    ( 0.74%) 
[05/20 13:45:17    450s] (I)      
[05/20 13:45:17    450s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/20 13:45:17    450s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/20 13:45:17    450s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/20 13:45:17    450s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/20 13:45:17    450s] [NR-eGR] --------------------------------------------------------------------------------
[05/20 13:45:17    450s] [NR-eGR]      li ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:17    450s] [NR-eGR]    met1 ( 2)        22( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/20 13:45:17    450s] [NR-eGR]    met2 ( 3)        60( 0.09%)        10( 0.02%)         0( 0.00%)   ( 0.11%) 
[05/20 13:45:17    450s] [NR-eGR]    met3 ( 4)      1030( 1.59%)        66( 0.10%)         1( 0.00%)   ( 1.69%) 
[05/20 13:45:17    450s] [NR-eGR]    met4 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:17    450s] [NR-eGR]    met5 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:17    450s] [NR-eGR]     rdl ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:17    450s] [NR-eGR] --------------------------------------------------------------------------------
[05/20 13:45:17    450s] [NR-eGR]        Total      1113( 0.34%)        76( 0.02%)         1( 0.00%)   ( 0.36%) 
[05/20 13:45:17    450s] [NR-eGR] 
[05/20 13:45:17    450s] (I)      Finished Global Routing ( CPU: 0.72 sec, Real: 0.16 sec, Curr Mem: 7202.55 MB )
[05/20 13:45:17    450s] (I)      total 2D Cap : 1850316 = (887329 H, 962987 V)
[05/20 13:45:17    450s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[05/20 13:45:17    450s] Early Global Route congestion estimation runtime: 0.37 seconds, mem = 7202.6M
[05/20 13:45:17    450s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.926, REAL:0.374, MEM:7202.6M, EPOCH TIME: 1747763117.634475
[05/20 13:45:17    450s] OPERPROF: Starting HotSpotCal at level 1, MEM:7202.6M, EPOCH TIME: 1747763117.634563
[05/20 13:45:17    450s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:17    450s] [hotspot] |            |   max hotspot | total hotspot |
[05/20 13:45:17    450s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:17    450s] [hotspot] | normalized |          0.00 |          0.00 |
[05/20 13:45:17    450s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:17    450s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/20 13:45:17    450s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/20 13:45:17    450s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.015, MEM:7202.6M, EPOCH TIME: 1747763117.649689
[05/20 13:45:17    450s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:7202.6M, EPOCH TIME: 1747763117.652004
[05/20 13:45:17    450s] Starting Early Global Route wiring: mem = 7202.6M
[05/20 13:45:17    450s] (I)      ============= Track Assignment ============
[05/20 13:45:17    450s] (I)      Started Track Assignment (24T) ( Curr Mem: 7202.55 MB )
[05/20 13:45:17    450s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[05/20 13:45:17    450s] (I)      Run Multi-thread track assignment
[05/20 13:45:17    451s] (I)      Finished Track Assignment (24T) ( CPU: 0.85 sec, Real: 0.07 sec, Curr Mem: 7215.98 MB )
[05/20 13:45:17    451s] (I)      Started Export ( Curr Mem: 7215.98 MB )
[05/20 13:45:17    452s] [NR-eGR]               Length (um)    Vias 
[05/20 13:45:17    452s] [NR-eGR] ----------------------------------
[05/20 13:45:17    452s] [NR-eGR]  li    (1V)             0   83835 
[05/20 13:45:17    452s] [NR-eGR]  met1  (2H)        174357  108570 
[05/20 13:45:17    452s] [NR-eGR]  met2  (3V)        188569   30212 
[05/20 13:45:17    452s] [NR-eGR]  met3  (4H)         84674   27366 
[05/20 13:45:17    452s] [NR-eGR]  met4  (5V)         99648      22 
[05/20 13:45:17    452s] [NR-eGR]  met5  (6H)            12       0 
[05/20 13:45:17    452s] [NR-eGR]  rdl   (7V)             0       0 
[05/20 13:45:17    452s] [NR-eGR] ----------------------------------
[05/20 13:45:17    452s] [NR-eGR]        Total       547261  250005 
[05/20 13:45:17    452s] [NR-eGR] --------------------------------------------------------------------------
[05/20 13:45:17    452s] [NR-eGR] Total half perimeter of net bounding box: 457688um
[05/20 13:45:17    452s] [NR-eGR] Total length: 547261um, number of vias: 250005
[05/20 13:45:17    452s] [NR-eGR] --------------------------------------------------------------------------
[05/20 13:45:17    452s] [NR-eGR] Total eGR-routed clock nets wire length: 9331um, number of vias: 3039
[05/20 13:45:17    452s] [NR-eGR] --------------------------------------------------------------------------
[05/20 13:45:17    452s] (I)      Finished Export ( CPU: 0.42 sec, Real: 0.14 sec, Curr Mem: 7215.98 MB )
[05/20 13:45:17    452s] Early Global Route wiring runtime: 0.25 seconds, mem = 7216.0M
[05/20 13:45:17    452s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.313, REAL:0.250, MEM:7216.0M, EPOCH TIME: 1747763117.902419
[05/20 13:45:17    452s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee3d20.
[05/20 13:45:17    452s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 2 out of 3 thread pools are available.
[05/20 13:45:17    452s] 0 delay mode for cte disabled.
[05/20 13:45:17    452s] SKP cleared!
[05/20 13:45:17    452s] 
[05/20 13:45:17    452s] *** Finished incrementalPlace (cpu=0:02:01, real=0:00:18.0)***
[05/20 13:45:17    452s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:6624.0M, EPOCH TIME: 1747763117.970599
[05/20 13:45:17    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:17    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:17    452s] All LLGs are deleted
[05/20 13:45:17    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:17    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:17    452s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:6624.0M, EPOCH TIME: 1747763117.970889
[05/20 13:45:17    452s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:6624.0M, EPOCH TIME: 1747763117.970987
[05/20 13:45:17    452s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:6501.0M, EPOCH TIME: 1747763117.980825
[05/20 13:45:17    452s] Start to check current routing status for nets...
[05/20 13:45:18    452s] All nets are already routed correctly.
[05/20 13:45:18    452s] End to check current routing status for nets (mem=6501.0M)
[05/20 13:45:18    452s] Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=25686 and nets=27110 using extraction engine 'preRoute' .
[05/20 13:45:18    452s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/20 13:45:18    452s] Type 'man IMPEXT-3530' for more detail.
[05/20 13:45:18    452s] PreRoute RC Extraction called for design snn_fixed_16_2_4_4_2.
[05/20 13:45:18    452s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/20 13:45:18    452s] Type 'man IMPEXT-6197' for more detail.
[05/20 13:45:18    452s] RCMode: PreRoute
[05/20 13:45:18    452s] Capacitance Scaling Factor   : 1.00000
[05/20 13:45:18    452s] Resistance Scaling Factor    : 1.00000
[05/20 13:45:18    452s] Clock Cap Scaling Factor    : 1.00000
[05/20 13:45:18    452s] Clock Res Scaling Factor     : 1.00000
[05/20 13:45:18    452s] Shrink Factor                : 1.00000
[05/20 13:45:18    452s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/20 13:45:18    452s] 
[05/20 13:45:18    452s] Trim Metal Layers:
[05/20 13:45:18    452s] LayerId::1 widthSet size::1
[05/20 13:45:18    452s] LayerId::2 widthSet size::1
[05/20 13:45:18    452s] LayerId::3 widthSet size::1
[05/20 13:45:18    452s] LayerId::4 widthSet size::1
[05/20 13:45:18    452s] LayerId::5 widthSet size::1
[05/20 13:45:18    452s] LayerId::6 widthSet size::1
[05/20 13:45:18    452s] LayerId::7 widthSet size::1
[05/20 13:45:18    452s] Updating RC grid for preRoute extraction ...
[05/20 13:45:18    452s] eee: pegSigSF::1.070000
[05/20 13:45:18    452s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 6500.980M)
[05/20 13:45:18    453s] Compute RC Scale Done ...
[05/20 13:45:18    453s] **optDesign ... cpu = 0:02:51, real = 0:00:38, mem = 2608.7M, totSessionCpu=0:07:33 **
[05/20 13:45:18    453s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/20 13:45:18    453s] #################################################################################
[05/20 13:45:18    453s] # Design Stage: PreRoute
[05/20 13:45:18    453s] # Design Name: snn_fixed_16_2_4_4_2
[05/20 13:45:18    453s] # Design Mode: 90nm
[05/20 13:45:18    453s] # Analysis Mode: MMMC Non-OCV 
[05/20 13:45:18    453s] # Parasitics Mode: No SPEF/RCDB 
[05/20 13:45:18    453s] # Signoff Settings: SI Off 
[05/20 13:45:18    453s] #################################################################################
[05/20 13:45:19    454s] Topological Sorting (REAL = 0:00:00.0, MEM = 6583.4M, InitMEM = 6583.4M)
[05/20 13:45:19    455s] Calculate delays in Single mode...
[05/20 13:45:19    455s] Start delay calculation (fullDC) (24 T). (MEM=6583.37)
[05/20 13:45:19    456s] End AAE Lib Interpolated Model. (MEM=6594.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:45:20    465s] Total number of fetched objects 26963
[05/20 13:45:20    467s] End Timing Check Calculation. (CPU Time=0:00:01.8, Real Time=0:00:00.0)
[05/20 13:45:20    467s] End delay calculation. (MEM=7631.26 CPU=0:00:09.4 REAL=0:00:01.0)
[05/20 13:45:20    467s] End delay calculation (fullDC). (MEM=7631.26 CPU=0:00:11.1 REAL=0:00:01.0)
[05/20 13:45:20    467s] *** CDM Built up (cpu=0:00:13.9  real=0:00:02.0  mem= 7631.3M) ***
[05/20 13:45:20    468s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:02:17.3/0:00:21.2 (6.5), totSession cpu/real = 0:07:48.4/0:02:15.8 (3.4), mem = 6613.3M
[05/20 13:45:20    468s] 
[05/20 13:45:20    468s] =============================================================================================
[05/20 13:45:20    468s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.19-s058_1
[05/20 13:45:20    468s] =============================================================================================
[05/20 13:45:20    468s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:45:20    468s] ---------------------------------------------------------------------------------------------
[05/20 13:45:20    468s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:20    468s] [ ExtractRC              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/20 13:45:20    468s] [ TimingUpdate           ]      4   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:03.6    9.6
[05/20 13:45:20    468s] [ FullDelayCalc          ]      1   0:00:01.4  (   6.8 % )     0:00:01.4 /  0:00:13.9    9.6
[05/20 13:45:20    468s] [ MISC                   ]          0:00:19.3  (  90.8 % )     0:00:19.3 /  0:01:59.6    6.2
[05/20 13:45:20    468s] ---------------------------------------------------------------------------------------------
[05/20 13:45:20    468s]  IncrReplace #1 TOTAL               0:00:21.2  ( 100.0 % )     0:00:21.2 /  0:02:17.3    6.5
[05/20 13:45:20    468s] ---------------------------------------------------------------------------------------------
[05/20 13:45:20    468s] 
[05/20 13:45:21    470s] *** Timing Is met
[05/20 13:45:21    470s] *** Check timing (0:00:00.0)
[05/20 13:45:21    470s] *** Timing Is met
[05/20 13:45:21    470s] *** Check timing (0:00:00.0)
[05/20 13:45:21    470s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 24 -preCTS
[05/20 13:45:21    470s] Info: 1 clock net  excluded from IPO operation.
[05/20 13:45:21    470s] ### Creating LA Mngr. totSessionCpu=0:07:51 mem=6645.3M
[05/20 13:45:21    470s] ### Creating LA Mngr, finished. totSessionCpu=0:07:51 mem=6645.3M
[05/20 13:45:21    470s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/20 13:45:21    470s] ### Creating PhyDesignMc. totSessionCpu=0:07:51 mem=7712.7M
[05/20 13:45:21    470s] OPERPROF: Starting DPlace-Init at level 1, MEM:7712.7M, EPOCH TIME: 1747763121.413977
[05/20 13:45:21    470s] Processing tracks to init pin-track alignment.
[05/20 13:45:21    470s] z: 1, totalTracks: 1
[05/20 13:45:21    470s] z: 3, totalTracks: 1
[05/20 13:45:21    470s] z: 5, totalTracks: 1
[05/20 13:45:21    470s] z: 7, totalTracks: 1
[05/20 13:45:21    470s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:45:21    470s] All LLGs are deleted
[05/20 13:45:21    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:21    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:21    470s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:7712.7M, EPOCH TIME: 1747763121.430031
[05/20 13:45:21    470s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:7712.7M, EPOCH TIME: 1747763121.430248
[05/20 13:45:21    470s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:7712.7M, EPOCH TIME: 1747763121.435238
[05/20 13:45:21    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:21    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:21    470s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:7712.7M, EPOCH TIME: 1747763121.436265
[05/20 13:45:21    470s] Max number of tech site patterns supported in site array is 256.
[05/20 13:45:21    470s] Core basic site is unit
[05/20 13:45:21    470s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:7712.7M, EPOCH TIME: 1747763121.450990
[05/20 13:45:21    470s] After signature check, allow fast init is true, keep pre-filter is true.
[05/20 13:45:21    470s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/20 13:45:21    470s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.032, REAL:0.022, MEM:7744.7M, EPOCH TIME: 1747763121.472644
[05/20 13:45:21    470s] Fast DP-INIT is on for default
[05/20 13:45:21    470s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:45:21    470s] Atter site array init, number of instance map data is 0.
[05/20 13:45:21    470s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.059, REAL:0.041, MEM:7744.7M, EPOCH TIME: 1747763121.476912
[05/20 13:45:21    470s] 
[05/20 13:45:21    470s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:21    470s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:21    470s] OPERPROF:     Starting CMU at level 3, MEM:7744.7M, EPOCH TIME: 1747763121.485528
[05/20 13:45:21    470s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:7744.7M, EPOCH TIME: 1747763121.487019
[05/20 13:45:21    470s] 
[05/20 13:45:21    470s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:45:21    470s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.074, REAL:0.055, MEM:7744.7M, EPOCH TIME: 1747763121.490256
[05/20 13:45:21    470s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:7744.7M, EPOCH TIME: 1747763121.490362
[05/20 13:45:21    470s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.008, MEM:7744.7M, EPOCH TIME: 1747763121.498675
[05/20 13:45:21    470s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7744.7MB).
[05/20 13:45:21    470s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.109, REAL:0.089, MEM:7744.7M, EPOCH TIME: 1747763121.502775
[05/20 13:45:21    470s] TotalInstCnt at PhyDesignMc Initialization: 21340
[05/20 13:45:21    470s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:51 mem=7744.7M
[05/20 13:45:21    470s] Begin: Area Reclaim Optimization
[05/20 13:45:21    470s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:50.9/0:02:16.8 (3.4), mem = 7744.7M
[05/20 13:45:21    470s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.783287.6
[05/20 13:45:21    470s] ### Creating RouteCongInterface, started
[05/20 13:45:21    471s] 
[05/20 13:45:21    471s] #optDebug:  {2, 1.000, 0.8500} {3, 0.341, 0.8500} {4, 0.341, 0.8500} {5, 0.033, 0.8500} {6, 0.005, 0.8500} {7, 0.005, 0.8500} 
[05/20 13:45:21    471s] 
[05/20 13:45:21    471s] #optDebug: {0, 1.000}
[05/20 13:45:21    471s] ### Creating RouteCongInterface, finished
[05/20 13:45:21    471s] ### Creating LA Mngr. totSessionCpu=0:07:51 mem=7744.7M
[05/20 13:45:21    471s] ### Creating LA Mngr, finished. totSessionCpu=0:07:51 mem=7744.7M
[05/20 13:45:21    471s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:7744.7M, EPOCH TIME: 1747763121.875376
[05/20 13:45:21    471s] Found 0 hard placement blockage before merging.
[05/20 13:45:21    471s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:7744.7M, EPOCH TIME: 1747763121.875938
[05/20 13:45:22    471s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 24 threads.
[05/20 13:45:22    471s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:45:22    471s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.41
[05/20 13:45:22    471s] +---------+---------+--------+--------+------------+--------+
[05/20 13:45:22    471s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/20 13:45:22    471s] +---------+---------+--------+--------+------------+--------+
[05/20 13:45:22    471s] |   40.41%|        -|   0.000|   0.000|   0:00:00.0| 7744.7M|
[05/20 13:45:22    471s] #optDebug: <stH: 3.3300 MiSeL: 35.8450>
[05/20 13:45:23    480s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:45:23    480s] |   40.41%|        1|   0.000|   0.000|   0:00:01.0| 8520.3M|
[05/20 13:45:23    480s] #optDebug: <stH: 3.3300 MiSeL: 35.8450>
[05/20 13:45:23    480s] +---------+---------+--------+--------+------------+--------+
[05/20 13:45:23    480s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.41
[05/20 13:45:23    480s] 
[05/20 13:45:23    480s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/20 13:45:23    480s] --------------------------------------------------------------
[05/20 13:45:23    480s] |                                   | Total     | Sequential |
[05/20 13:45:23    480s] --------------------------------------------------------------
[05/20 13:45:23    480s] | Num insts resized                 |       0  |       0    |
[05/20 13:45:23    480s] | Num insts undone                  |       0  |       0    |
[05/20 13:45:23    480s] | Num insts Downsized               |       0  |       0    |
[05/20 13:45:23    480s] | Num insts Samesized               |       0  |       0    |
[05/20 13:45:23    480s] | Num insts Upsized                 |       0  |       0    |
[05/20 13:45:23    480s] | Num multiple commits+uncommits    |       0  |       -    |
[05/20 13:45:23    480s] --------------------------------------------------------------
[05/20 13:45:23    480s] 
[05/20 13:45:23    480s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/20 13:45:23    480s] End: Core Area Reclaim Optimization (cpu = 0:00:09.8) (real = 0:00:02.0) **
[05/20 13:45:23    480s] Deleting 0 temporary hard placement blockage(s).
[05/20 13:45:23    480s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.783287.6
[05/20 13:45:23    480s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:09.8/0:00:01.6 (6.2), totSession cpu/real = 0:08:00.7/0:02:18.4 (3.5), mem = 8520.3M
[05/20 13:45:23    480s] 
[05/20 13:45:23    480s] =============================================================================================
[05/20 13:45:23    480s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.19-s058_1
[05/20 13:45:23    480s] =============================================================================================
[05/20 13:45:23    480s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:45:23    480s] ---------------------------------------------------------------------------------------------
[05/20 13:45:23    480s] [ SlackTraversorInit     ]      1   0:00:00.2  (  10.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/20 13:45:23    480s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:23    480s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/20 13:45:23    480s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.2
[05/20 13:45:23    480s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:23    480s] [ OptimizationStep       ]      1   0:00:00.1  (   6.6 % )     0:00:01.1 /  0:00:09.2    8.7
[05/20 13:45:23    480s] [ OptSingleIteration     ]      1   0:00:00.1  (   3.3 % )     0:00:01.0 /  0:00:09.1    9.5
[05/20 13:45:23    480s] [ OptGetWeight           ]     98   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:23    480s] [ OptEval                ]     98   0:00:00.8  (  51.9 % )     0:00:00.8 /  0:00:08.8   10.7
[05/20 13:45:23    480s] [ OptCommit              ]     98   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:23    480s] [ PostCommitDelayUpdate  ]     98   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    2.8
[05/20 13:45:23    480s] [ IncrDelayCalc          ]      6   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.1    3.0
[05/20 13:45:23    480s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    4.1
[05/20 13:45:23    480s] [ MISC                   ]          0:00:00.2  (  11.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/20 13:45:23    480s] ---------------------------------------------------------------------------------------------
[05/20 13:45:23    480s]  AreaOpt #2 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:09.8    6.2
[05/20 13:45:23    480s] ---------------------------------------------------------------------------------------------
[05/20 13:45:23    480s] 
[05/20 13:45:23    480s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:6998.8M, EPOCH TIME: 1747763123.189018
[05/20 13:45:23    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25685).
[05/20 13:45:23    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:23    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:23    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:23    480s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.124, REAL:0.027, MEM:6759.8M, EPOCH TIME: 1747763123.216017
[05/20 13:45:23    480s] TotalInstCnt at PhyDesignMc Destruction: 21339
[05/20 13:45:23    480s] End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:02, mem=6759.82M, totSessionCpu=0:08:01).
[05/20 13:45:23    480s] GigaOpt Checkpoint: Internal reclaim -numThreads 24 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/20 13:45:23    480s] Info: 1 clock net  excluded from IPO operation.
[05/20 13:45:23    480s] ### Creating LA Mngr. totSessionCpu=0:08:01 mem=6759.8M
[05/20 13:45:23    480s] ### Creating LA Mngr, finished. totSessionCpu=0:08:01 mem=6759.8M
[05/20 13:45:23    480s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/20 13:45:23    480s] ### Creating PhyDesignMc. totSessionCpu=0:08:01 mem=7843.3M
[05/20 13:45:23    480s] OPERPROF: Starting DPlace-Init at level 1, MEM:7843.3M, EPOCH TIME: 1747763123.296383
[05/20 13:45:23    480s] Processing tracks to init pin-track alignment.
[05/20 13:45:23    480s] z: 1, totalTracks: 1
[05/20 13:45:23    480s] z: 3, totalTracks: 1
[05/20 13:45:23    480s] z: 5, totalTracks: 1
[05/20 13:45:23    480s] z: 7, totalTracks: 1
[05/20 13:45:23    480s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:45:23    480s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:7843.3M, EPOCH TIME: 1747763123.314128
[05/20 13:45:23    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:23    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:23    480s] 
[05/20 13:45:23    480s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:23    480s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:23    480s] OPERPROF:     Starting CMU at level 3, MEM:7843.3M, EPOCH TIME: 1747763123.338683
[05/20 13:45:23    480s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:7843.3M, EPOCH TIME: 1747763123.340259
[05/20 13:45:23    480s] 
[05/20 13:45:23    480s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:45:23    480s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.029, MEM:7843.3M, EPOCH TIME: 1747763123.343353
[05/20 13:45:23    480s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:7843.3M, EPOCH TIME: 1747763123.343455
[05/20 13:45:23    480s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.011, REAL:0.009, MEM:7859.3M, EPOCH TIME: 1747763123.352351
[05/20 13:45:23    480s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7859.3MB).
[05/20 13:45:23    480s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.060, MEM:7859.3M, EPOCH TIME: 1747763123.356666
[05/20 13:45:23    481s] TotalInstCnt at PhyDesignMc Initialization: 21339
[05/20 13:45:23    481s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:01 mem=7859.3M
[05/20 13:45:23    481s] Begin: Area Reclaim Optimization
[05/20 13:45:23    481s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:01.2/0:02:18.7 (3.5), mem = 7859.3M
[05/20 13:45:23    481s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.783287.7
[05/20 13:45:23    481s] ### Creating RouteCongInterface, started
[05/20 13:45:23    481s] 
[05/20 13:45:23    481s] #optDebug:  {2, 1.000, 0.8500} {3, 0.341, 0.8063} {4, 0.341, 0.8063} {5, 0.033, 0.4340} {6, 0.005, 0.4046} {7, 0.005, 0.4046} 
[05/20 13:45:23    481s] 
[05/20 13:45:23    481s] #optDebug: {0, 1.000}
[05/20 13:45:23    481s] ### Creating RouteCongInterface, finished
[05/20 13:45:23    481s] ### Creating LA Mngr. totSessionCpu=0:08:01 mem=7859.3M
[05/20 13:45:23    481s] ### Creating LA Mngr, finished. totSessionCpu=0:08:01 mem=7859.3M
[05/20 13:45:23    481s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:7859.3M, EPOCH TIME: 1747763123.722202
[05/20 13:45:23    481s] Found 0 hard placement blockage before merging.
[05/20 13:45:23    481s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:7859.3M, EPOCH TIME: 1747763123.722726
[05/20 13:45:23    481s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 24 threads.
[05/20 13:45:23    481s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:45:23    481s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 40.41
[05/20 13:45:23    481s] +---------+---------+--------+--------+------------+--------+
[05/20 13:45:23    481s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/20 13:45:23    481s] +---------+---------+--------+--------+------------+--------+
[05/20 13:45:23    481s] |   40.41%|        -|   0.000|   0.000|   0:00:00.0| 7859.3M|
[05/20 13:45:23    481s] #optDebug: <stH: 3.3300 MiSeL: 35.8450>
[05/20 13:45:24    481s] |   40.41%|        0|   0.000|   0.000|   0:00:01.0| 7859.3M|
[05/20 13:45:24    482s] |   40.41%|        0|   0.000|   0.000|   0:00:00.0| 7859.3M|
[05/20 13:45:24    483s] |   40.41%|        0|   0.000|   0.000|   0:00:00.0| 7859.3M|
[05/20 13:45:24    483s] #optDebug: <stH: 3.3300 MiSeL: 35.8450>
[05/20 13:45:24    483s] #optDebug: RTR_SNLTF <10.0000 3.3300> <33.3000> 
[05/20 13:45:24    484s] |   40.41%|        0|   0.000|   0.000|   0:00:00.0| 7859.3M|
[05/20 13:45:24    484s] +---------+---------+--------+--------+------------+--------+
[05/20 13:45:24    484s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 40.41
[05/20 13:45:24    484s] 
[05/20 13:45:24    484s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/20 13:45:24    484s] --------------------------------------------------------------
[05/20 13:45:24    484s] |                                   | Total     | Sequential |
[05/20 13:45:24    484s] --------------------------------------------------------------
[05/20 13:45:24    484s] | Num insts resized                 |       0  |       0    |
[05/20 13:45:24    484s] | Num insts undone                  |       0  |       0    |
[05/20 13:45:24    484s] | Num insts Downsized               |       0  |       0    |
[05/20 13:45:24    484s] | Num insts Samesized               |       0  |       0    |
[05/20 13:45:24    484s] | Num insts Upsized                 |       0  |       0    |
[05/20 13:45:24    484s] | Num multiple commits+uncommits    |       0  |       -    |
[05/20 13:45:24    484s] --------------------------------------------------------------
[05/20 13:45:24    484s] 
[05/20 13:45:24    484s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[05/20 13:45:24    484s] End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:01.0) **
[05/20 13:45:24    484s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:7859.3M, EPOCH TIME: 1747763124.530576
[05/20 13:45:24    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25685).
[05/20 13:45:24    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:24    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:24    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:24    484s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.129, REAL:0.027, MEM:7848.3M, EPOCH TIME: 1747763124.557215
[05/20 13:45:24    484s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:7848.3M, EPOCH TIME: 1747763124.559318
[05/20 13:45:24    484s] OPERPROF:   Starting DPlace-Init at level 2, MEM:7848.3M, EPOCH TIME: 1747763124.559480
[05/20 13:45:24    484s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:7848.3M, EPOCH TIME: 1747763124.576687
[05/20 13:45:24    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:24    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:24    484s] 
[05/20 13:45:24    484s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:24    484s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:24    484s] OPERPROF:       Starting CMU at level 4, MEM:7848.3M, EPOCH TIME: 1747763124.603759
[05/20 13:45:24    484s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:7848.3M, EPOCH TIME: 1747763124.605361
[05/20 13:45:24    484s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.034, REAL:0.032, MEM:7848.3M, EPOCH TIME: 1747763124.608336
[05/20 13:45:24    484s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:7848.3M, EPOCH TIME: 1747763124.608443
[05/20 13:45:24    484s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.011, REAL:0.009, MEM:7848.3M, EPOCH TIME: 1747763124.617472
[05/20 13:45:24    484s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:7848.3M, EPOCH TIME: 1747763124.624759
[05/20 13:45:24    484s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.000, MEM:7848.3M, EPOCH TIME: 1747763124.625248
[05/20 13:45:24    484s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.066, MEM:7848.3M, EPOCH TIME: 1747763124.625496
[05/20 13:45:24    484s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.066, MEM:7848.3M, EPOCH TIME: 1747763124.625621
[05/20 13:45:24    484s] TDRefine: refinePlace mode is spiral
[05/20 13:45:24    484s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.783287.3
[05/20 13:45:24    484s] OPERPROF: Starting RefinePlace at level 1, MEM:7848.3M, EPOCH TIME: 1747763124.625915
[05/20 13:45:24    484s] *** Starting refinePlace (0:08:04 mem=7848.3M) ***
[05/20 13:45:24    484s] Total net bbox length = 4.577e+05 (2.073e+05 2.504e+05) (ext = 6.834e+02)
[05/20 13:45:24    484s] 
[05/20 13:45:24    484s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:24    484s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:24    484s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/20 13:45:24    484s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/20 13:45:24    484s] Type 'man IMPSP-5140' for more detail.
[05/20 13:45:24    484s] **WARN: (IMPSP-315):	Found 4367 instances insts with no PG Term connections.
[05/20 13:45:24    484s] Type 'man IMPSP-315' for more detail.
[05/20 13:45:24    484s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:24    484s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:24    484s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:7848.3M, EPOCH TIME: 1747763124.659863
[05/20 13:45:24    484s] Starting refinePlace ...
[05/20 13:45:24    484s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:24    484s] One DDP V2 for no tweak run.
[05/20 13:45:24    484s] 
[05/20 13:45:24    484s] Running Spiral MT with 24 threads  fetchWidth=150 
[05/20 13:45:24    485s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee3d20.
[05/20 13:45:24    485s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 1 out of 3 thread pools are available.
[05/20 13:45:24    485s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f922faa4288.
[05/20 13:45:24    485s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 2 out of 3 thread pools are available.
[05/20 13:45:24    485s] Move report: legalization moves 1 insts, mean move: 1.44 um, max move: 1.44 um spiral
[05/20 13:45:24    485s] 	Max move on inst (FE_OFC8_rst_n): (653.52, 583.50) --> (652.08, 583.50)
[05/20 13:45:24    485s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[05/20 13:45:24    485s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/20 13:45:24    485s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=7816.3MB) @(0:08:04 - 0:08:05).
[05/20 13:45:24    485s] Move report: Detail placement moves 1 insts, mean move: 1.44 um, max move: 1.44 um 
[05/20 13:45:24    485s] 	Max move on inst (FE_OFC8_rst_n): (653.52, 583.50) --> (652.08, 583.50)
[05/20 13:45:24    485s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 7816.3MB
[05/20 13:45:24    485s] Statistics of distance of Instance movement in refine placement:
[05/20 13:45:24    485s]   maximum (X+Y) =         1.44 um
[05/20 13:45:24    485s]   inst (FE_OFC8_rst_n) with max move: (653.52, 583.5) -> (652.08, 583.5)
[05/20 13:45:24    485s]   mean    (X+Y) =         1.44 um
[05/20 13:45:24    485s] Summary Report:
[05/20 13:45:24    485s] Instances move: 1 (out of 21339 movable)
[05/20 13:45:24    485s] Instances flipped: 0
[05/20 13:45:24    485s] Mean displacement: 1.44 um
[05/20 13:45:24    485s] Max displacement: 1.44 um (Instance: FE_OFC8_rst_n) (653.52, 583.5) -> (652.08, 583.5)
[05/20 13:45:24    485s] 	Length: 2 sites, height: 1 rows, site name: unit, cell type: scs130lp_inv_1
[05/20 13:45:24    485s] Total instances moved : 1
[05/20 13:45:24    485s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.625, REAL:0.296, MEM:7816.3M, EPOCH TIME: 1747763124.955848
[05/20 13:45:24    485s] Total net bbox length = 4.577e+05 (2.073e+05 2.504e+05) (ext = 6.834e+02)
[05/20 13:45:24    485s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 7816.3MB
[05/20 13:45:24    485s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=7816.3MB) @(0:08:04 - 0:08:05).
[05/20 13:45:24    485s] *** Finished refinePlace (0:08:05 mem=7816.3M) ***
[05/20 13:45:24    485s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.783287.3
[05/20 13:45:24    485s] OPERPROF: Finished RefinePlace at level 1, CPU:0.669, REAL:0.340, MEM:7816.3M, EPOCH TIME: 1747763124.966307
[05/20 13:45:25    485s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:7816.3M, EPOCH TIME: 1747763125.186666
[05/20 13:45:25    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25685).
[05/20 13:45:25    485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:25    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:25    485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:25    485s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.132, REAL:0.028, MEM:7848.3M, EPOCH TIME: 1747763125.214415
[05/20 13:45:25    485s] *** maximum move = 1.44 um ***
[05/20 13:45:25    485s] *** Finished re-routing un-routed nets (7848.3M) ***
[05/20 13:45:25    485s] OPERPROF: Starting DPlace-Init at level 1, MEM:7848.3M, EPOCH TIME: 1747763125.225466
[05/20 13:45:25    485s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:7848.3M, EPOCH TIME: 1747763125.242561
[05/20 13:45:25    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:25    485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:25    485s] 
[05/20 13:45:25    485s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:25    485s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:25    485s] OPERPROF:     Starting CMU at level 3, MEM:7848.3M, EPOCH TIME: 1747763125.267031
[05/20 13:45:25    485s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:7848.3M, EPOCH TIME: 1747763125.268551
[05/20 13:45:25    485s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.029, MEM:7848.3M, EPOCH TIME: 1747763125.271495
[05/20 13:45:25    485s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:7848.3M, EPOCH TIME: 1747763125.271596
[05/20 13:45:25    485s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.011, REAL:0.009, MEM:7848.3M, EPOCH TIME: 1747763125.280429
[05/20 13:45:25    485s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:7848.3M, EPOCH TIME: 1747763125.284405
[05/20 13:45:25    485s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:7848.3M, EPOCH TIME: 1747763125.284731
[05/20 13:45:25    485s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.059, MEM:7848.3M, EPOCH TIME: 1747763125.284886
[05/20 13:45:25    485s] 
[05/20 13:45:25    485s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=7848.3M) ***
[05/20 13:45:25    485s] Deleting 0 temporary hard placement blockage(s).
[05/20 13:45:25    485s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.783287.7
[05/20 13:45:25    485s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.6/0:00:01.9 (2.4), totSession cpu/real = 0:08:05.8/0:02:20.6 (3.5), mem = 7848.3M
[05/20 13:45:25    485s] 
[05/20 13:45:25    485s] =============================================================================================
[05/20 13:45:25    485s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.19-s058_1
[05/20 13:45:25    485s] =============================================================================================
[05/20 13:45:25    485s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:45:25    485s] ---------------------------------------------------------------------------------------------
[05/20 13:45:25    485s] [ SlackTraversorInit     ]      1   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/20 13:45:25    485s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:25    485s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/20 13:45:25    485s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/20 13:45:25    485s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:25    485s] [ OptimizationStep       ]      1   0:00:00.3  (  15.0 % )     0:00:00.6 /  0:00:02.3    4.1
[05/20 13:45:25    485s] [ OptSingleIteration     ]      4   0:00:00.1  (   5.7 % )     0:00:00.3 /  0:00:02.0    7.1
[05/20 13:45:25    485s] [ OptGetWeight           ]    196   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.6
[05/20 13:45:25    485s] [ OptEval                ]    196   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:01.9   13.3
[05/20 13:45:25    485s] [ OptCommit              ]    196   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/20 13:45:25    485s] [ PostCommitDelayUpdate  ]    196   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/20 13:45:25    485s] [ RefinePlace            ]      1   0:00:00.9  (  44.1 % )     0:00:00.9 /  0:00:01.7    2.0
[05/20 13:45:25    485s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:25    485s] [ MISC                   ]          0:00:00.2  (   9.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/20 13:45:25    485s] ---------------------------------------------------------------------------------------------
[05/20 13:45:25    485s]  AreaOpt #3 TOTAL                   0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:04.6    2.4
[05/20 13:45:25    485s] ---------------------------------------------------------------------------------------------
[05/20 13:45:25    485s] 
[05/20 13:45:25    485s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:7225.8M, EPOCH TIME: 1747763125.377883
[05/20 13:45:25    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:45:25    485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:25    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:25    485s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:25    485s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.122, REAL:0.023, MEM:6741.8M, EPOCH TIME: 1747763125.400398
[05/20 13:45:25    485s] TotalInstCnt at PhyDesignMc Destruction: 21339
[05/20 13:45:25    485s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:02, mem=6741.78M, totSessionCpu=0:08:06).
[05/20 13:45:25    486s] **INFO: Flow update: Design timing is met.
[05/20 13:45:25    486s] OPTC: user 20.0
[05/20 13:45:25    486s] Begin: GigaOpt postEco DRV Optimization
[05/20 13:45:25    486s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 24 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[05/20 13:45:25    486s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:06.1/0:02:20.8 (3.5), mem = 6741.8M
[05/20 13:45:25    486s] Info: 1 clock net  excluded from IPO operation.
[05/20 13:45:25    486s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.783287.8
[05/20 13:45:25    486s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/20 13:45:25    486s] ### Creating PhyDesignMc. totSessionCpu=0:08:06 mem=6741.8M
[05/20 13:45:25    486s] OPERPROF: Starting DPlace-Init at level 1, MEM:6741.8M, EPOCH TIME: 1747763125.617171
[05/20 13:45:25    486s] Processing tracks to init pin-track alignment.
[05/20 13:45:25    486s] z: 1, totalTracks: 1
[05/20 13:45:25    486s] z: 3, totalTracks: 1
[05/20 13:45:25    486s] z: 5, totalTracks: 1
[05/20 13:45:25    486s] z: 7, totalTracks: 1
[05/20 13:45:25    486s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:45:25    486s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6741.8M, EPOCH TIME: 1747763125.634009
[05/20 13:45:25    486s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:25    486s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:25    486s] 
[05/20 13:45:25    486s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:25    486s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:25    486s] OPERPROF:     Starting CMU at level 3, MEM:6741.8M, EPOCH TIME: 1747763125.658720
[05/20 13:45:25    486s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:6741.8M, EPOCH TIME: 1747763125.660271
[05/20 13:45:25    486s] 
[05/20 13:45:25    486s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:45:25    486s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.029, MEM:6741.8M, EPOCH TIME: 1747763125.663248
[05/20 13:45:25    486s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:6741.8M, EPOCH TIME: 1747763125.663353
[05/20 13:45:25    486s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.015, REAL:0.011, MEM:6741.8M, EPOCH TIME: 1747763125.674560
[05/20 13:45:25    486s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6741.8MB).
[05/20 13:45:25    486s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.072, REAL:0.065, MEM:6741.8M, EPOCH TIME: 1747763125.682458
[05/20 13:45:25    486s] TotalInstCnt at PhyDesignMc Initialization: 21339
[05/20 13:45:25    486s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:06 mem=6741.8M
[05/20 13:45:25    486s] ### Creating RouteCongInterface, started
[05/20 13:45:25    486s] 
[05/20 13:45:25    486s] #optDebug:  {2, 1.000, 0.8500} {3, 0.341, 0.6451} {4, 0.341, 0.6451} {5, 0.033, 0.3472} {6, 0.005, 0.3237} {7, 0.005, 0.3237} 
[05/20 13:45:25    486s] 
[05/20 13:45:25    486s] #optDebug: {0, 1.000}
[05/20 13:45:25    486s] ### Creating RouteCongInterface, finished
[05/20 13:45:25    486s] ### Creating LA Mngr. totSessionCpu=0:08:07 mem=6741.8M
[05/20 13:45:25    486s] ### Creating LA Mngr, finished. totSessionCpu=0:08:07 mem=6741.8M
[05/20 13:45:26    488s] [GPS-DRV] Optimizer parameters ============================= 
[05/20 13:45:26    488s] [GPS-DRV] maxDensity (design): 0.9
[05/20 13:45:26    488s] [GPS-DRV] maxLocalDensity: 0.98
[05/20 13:45:26    488s] [GPS-DRV] MaxBufDistForPlaceBlk: 9995 Microns
[05/20 13:45:26    488s] [GPS-DRV] All active and enabled setup views
[05/20 13:45:26    488s] [GPS-DRV]     Default
[05/20 13:45:26    488s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/20 13:45:26    488s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/20 13:45:26    488s] [GPS-DRV] maxFanoutLoad on
[05/20 13:45:26    488s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/20 13:45:26    488s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[05/20 13:45:26    488s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/20 13:45:26    488s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:7841.2M, EPOCH TIME: 1747763126.241650
[05/20 13:45:26    488s] Found 0 hard placement blockage before merging.
[05/20 13:45:26    488s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:7841.2M, EPOCH TIME: 1747763126.242000
[05/20 13:45:26    489s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 24 threads.
[05/20 13:45:26    489s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:45:26    489s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:45:26    489s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/20 13:45:26    489s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:45:26    489s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/20 13:45:26    489s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:45:26    489s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:45:26    489s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:45:26    489s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:45:26    489s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|199980.42|     0.00|       0|       0|       0| 40.41%|          |         |
[05/20 13:45:26    489s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:45:26    489s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:45:26    489s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:45:26    489s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|199980.42|     0.00|       0|       0|       0| 40.41%| 0:00:00.0|  7841.2M|
[05/20 13:45:26    489s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:45:26    489s] 
[05/20 13:45:26    489s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=7841.2M) ***
[05/20 13:45:26    489s] 
[05/20 13:45:26    489s] Deleting 0 temporary hard placement blockage(s).
[05/20 13:45:26    489s] Total-nets :: 26962, Stn-nets :: 0, ratio :: 0 %, Total-len 547263, Stn-len 0
[05/20 13:45:26    489s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:7218.7M, EPOCH TIME: 1747763126.562246
[05/20 13:45:26    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25685).
[05/20 13:45:26    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:26    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:26    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:26    489s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.123, REAL:0.025, MEM:6740.7M, EPOCH TIME: 1747763126.587233
[05/20 13:45:26    489s] TotalInstCnt at PhyDesignMc Destruction: 21339
[05/20 13:45:26    489s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.783287.8
[05/20 13:45:26    489s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:01.0 (3.7), totSession cpu/real = 0:08:09.8/0:02:21.8 (3.5), mem = 6740.7M
[05/20 13:45:26    489s] 
[05/20 13:45:26    489s] =============================================================================================
[05/20 13:45:26    489s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.19-s058_1
[05/20 13:45:26    489s] =============================================================================================
[05/20 13:45:26    489s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:45:26    489s] ---------------------------------------------------------------------------------------------
[05/20 13:45:26    489s] [ SlackTraversorInit     ]      1   0:00:00.2  (  15.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/20 13:45:26    489s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:26    489s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  15.5 % )     0:00:00.2 /  0:00:00.3    2.0
[05/20 13:45:26    489s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.0    0.9
[05/20 13:45:26    489s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    1.2
[05/20 13:45:26    489s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:26    489s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.5    6.8
[05/20 13:45:26    489s] [ DrvFindVioNets         ]      2   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.5    9.3
[05/20 13:45:26    489s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.6
[05/20 13:45:26    489s] [ MISC                   ]          0:00:00.4  (  44.0 % )     0:00:00.4 /  0:00:02.6    5.7
[05/20 13:45:26    489s] ---------------------------------------------------------------------------------------------
[05/20 13:45:26    489s]  DrvOpt #3 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:03.7    3.7
[05/20 13:45:26    489s] ---------------------------------------------------------------------------------------------
[05/20 13:45:26    489s] 
[05/20 13:45:26    489s] End: GigaOpt postEco DRV Optimization
[05/20 13:45:26    489s] **INFO: Flow update: Design timing is met.
[05/20 13:45:26    489s] Running refinePlace -preserveRouting true -hardFence false
[05/20 13:45:26    489s] OPERPROF: Starting RefinePlace2 at level 1, MEM:6740.7M, EPOCH TIME: 1747763126.592195
[05/20 13:45:26    489s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:6740.7M, EPOCH TIME: 1747763126.592304
[05/20 13:45:26    489s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6740.7M, EPOCH TIME: 1747763126.592433
[05/20 13:45:26    489s] Processing tracks to init pin-track alignment.
[05/20 13:45:26    489s] z: 1, totalTracks: 1
[05/20 13:45:26    489s] z: 3, totalTracks: 1
[05/20 13:45:26    489s] z: 5, totalTracks: 1
[05/20 13:45:26    489s] z: 7, totalTracks: 1
[05/20 13:45:26    489s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:45:26    489s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:6740.7M, EPOCH TIME: 1747763126.608724
[05/20 13:45:26    489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:26    489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:26    489s] 
[05/20 13:45:26    489s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:26    489s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:26    489s] OPERPROF:         Starting CMU at level 5, MEM:6740.7M, EPOCH TIME: 1747763126.634848
[05/20 13:45:26    489s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:6740.7M, EPOCH TIME: 1747763126.636318
[05/20 13:45:26    489s] 
[05/20 13:45:26    489s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:45:26    489s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.034, REAL:0.031, MEM:6740.7M, EPOCH TIME: 1747763126.639306
[05/20 13:45:26    489s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:6740.7M, EPOCH TIME: 1747763126.639405
[05/20 13:45:26    489s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.014, REAL:0.011, MEM:6740.7M, EPOCH TIME: 1747763126.650197
[05/20 13:45:26    489s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6740.7MB).
[05/20 13:45:26    489s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.068, REAL:0.062, MEM:6740.7M, EPOCH TIME: 1747763126.654259
[05/20 13:45:26    489s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.069, REAL:0.062, MEM:6740.7M, EPOCH TIME: 1747763126.654344
[05/20 13:45:26    489s] TDRefine: refinePlace mode is spiral
[05/20 13:45:26    489s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.783287.4
[05/20 13:45:26    489s] OPERPROF:   Starting RefinePlace at level 2, MEM:6740.7M, EPOCH TIME: 1747763126.654522
[05/20 13:45:26    489s] *** Starting refinePlace (0:08:10 mem=6740.7M) ***
[05/20 13:45:26    489s] Total net bbox length = 4.577e+05 (2.073e+05 2.504e+05) (ext = 6.834e+02)
[05/20 13:45:26    489s] 
[05/20 13:45:26    489s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:26    489s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:26    489s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/20 13:45:26    489s] Type 'man IMPSP-5140' for more detail.
[05/20 13:45:26    489s] **WARN: (IMPSP-315):	Found 4367 instances insts with no PG Term connections.
[05/20 13:45:26    489s] Type 'man IMPSP-315' for more detail.
[05/20 13:45:26    489s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:26    489s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:26    489s] 
[05/20 13:45:26    489s] Starting Small incrNP...
[05/20 13:45:26    489s] User Input Parameters:
[05/20 13:45:26    489s] - Congestion Driven    : Off
[05/20 13:45:26    489s] - Timing Driven        : Off
[05/20 13:45:26    489s] - Area-Violation Based : Off
[05/20 13:45:26    489s] - Start Rollback Level : -5
[05/20 13:45:26    489s] - Legalized            : On
[05/20 13:45:26    489s] - Window Based         : Off
[05/20 13:45:26    489s] - eDen incr mode       : Off
[05/20 13:45:26    489s] - Small incr mode      : On
[05/20 13:45:26    489s] 
[05/20 13:45:26    489s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:6740.7M, EPOCH TIME: 1747763126.682735
[05/20 13:45:26    489s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:6740.7M, EPOCH TIME: 1747763126.686718
[05/20 13:45:26    489s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.021, REAL:0.015, MEM:6740.7M, EPOCH TIME: 1747763126.701473
[05/20 13:45:26    489s] default core: bins with density > 0.750 =  6.76 % ( 44 / 651 )
[05/20 13:45:26    489s] Density distribution unevenness ratio = 29.788%
[05/20 13:45:26    489s] Density distribution unevenness ratio (U70) = 1.863%
[05/20 13:45:26    489s] Density distribution unevenness ratio (U80) = 0.103%
[05/20 13:45:26    489s] Density distribution unevenness ratio (U90) = 0.000%
[05/20 13:45:26    489s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.026, REAL:0.019, MEM:6740.7M, EPOCH TIME: 1747763126.701827
[05/20 13:45:26    489s] cost 0.842336, thresh 1.000000
[05/20 13:45:26    489s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=6740.7M)
[05/20 13:45:26    489s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/20 13:45:26    489s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:6740.7M, EPOCH TIME: 1747763126.702772
[05/20 13:45:26    489s] Starting refinePlace ...
[05/20 13:45:26    489s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:26    489s] One DDP V2 for no tweak run.
[05/20 13:45:26    489s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:26    489s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:7092.7M, EPOCH TIME: 1747763126.758227
[05/20 13:45:26    489s] DDP initSite1 nrRow 210 nrJob 210
[05/20 13:45:26    489s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:7092.7M, EPOCH TIME: 1747763126.758468
[05/20 13:45:26    489s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:7092.7M, EPOCH TIME: 1747763126.758701
[05/20 13:45:26    489s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:7092.7M, EPOCH TIME: 1747763126.758799
[05/20 13:45:26    489s] DDP markSite nrRow 210 nrJob 210
[05/20 13:45:26    489s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.003, REAL:0.000, MEM:7092.7M, EPOCH TIME: 1747763126.759205
[05/20 13:45:26    489s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.004, REAL:0.001, MEM:7092.7M, EPOCH TIME: 1747763126.759296
[05/20 13:45:26    490s]   Spread Effort: high, pre-route mode, useDDP on.
[05/20 13:45:26    490s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=6743.7MB) @(0:08:10 - 0:08:10).
[05/20 13:45:26    490s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/20 13:45:26    490s] wireLenOptFixPriorityInst 0 inst fixed
[05/20 13:45:26    490s] 
[05/20 13:45:26    490s] Running Spiral MT with 24 threads  fetchWidth=150 
[05/20 13:45:27    490s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f922faa4288.
[05/20 13:45:27    490s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 1 out of 3 thread pools are available.
[05/20 13:45:27    490s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee3d20.
[05/20 13:45:27    490s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 2 out of 3 thread pools are available.
[05/20 13:45:27    490s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/20 13:45:27    490s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[05/20 13:45:27    490s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/20 13:45:27    490s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=6711.7MB) @(0:08:10 - 0:08:11).
[05/20 13:45:27    490s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/20 13:45:27    490s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 6711.7MB
[05/20 13:45:27    490s] Statistics of distance of Instance movement in refine placement:
[05/20 13:45:27    490s]   maximum (X+Y) =         0.00 um
[05/20 13:45:27    490s]   mean    (X+Y) =         0.00 um
[05/20 13:45:27    490s] Summary Report:
[05/20 13:45:27    490s] Instances move: 0 (out of 21339 movable)
[05/20 13:45:27    490s] Instances flipped: 0
[05/20 13:45:27    490s] Mean displacement: 0.00 um
[05/20 13:45:27    490s] Max displacement: 0.00 um 
[05/20 13:45:27    490s] Total instances moved : 0
[05/20 13:45:27    490s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.676, REAL:0.335, MEM:6711.7M, EPOCH TIME: 1747763127.037633
[05/20 13:45:27    490s] Total net bbox length = 4.577e+05 (2.073e+05 2.504e+05) (ext = 6.834e+02)
[05/20 13:45:27    490s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 6711.7MB
[05/20 13:45:27    490s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=6711.7MB) @(0:08:10 - 0:08:11).
[05/20 13:45:27    490s] *** Finished refinePlace (0:08:11 mem=6711.7M) ***
[05/20 13:45:27    490s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.783287.4
[05/20 13:45:27    490s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.738, REAL:0.391, MEM:6711.7M, EPOCH TIME: 1747763127.045057
[05/20 13:45:27    490s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:6711.7M, EPOCH TIME: 1747763127.045150
[05/20 13:45:27    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25685).
[05/20 13:45:27    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:27    490s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:27    490s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:27    490s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.128, REAL:0.032, MEM:6732.7M, EPOCH TIME: 1747763127.077147
[05/20 13:45:27    490s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.936, REAL:0.485, MEM:6732.7M, EPOCH TIME: 1747763127.077345
[05/20 13:45:27    490s] **INFO: Flow update: Design timing is met.
[05/20 13:45:27    490s] **INFO: Flow update: Design timing is met.
[05/20 13:45:27    490s] **INFO: Flow update: Design timing is met.
[05/20 13:45:27    490s] Register exp ratio and priority group on 0 nets on 26962 nets : 
[05/20 13:45:27    490s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 24 threads.
[05/20 13:45:27    490s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:45:27    491s] 
[05/20 13:45:27    491s] Active setup views:
[05/20 13:45:27    491s]  Default
[05/20 13:45:27    491s]   Dominating endpoints: 0
[05/20 13:45:27    491s]   Dominating TNS: -0.000
[05/20 13:45:27    491s] 
[05/20 13:45:27    491s] Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=25685 and nets=27109 using extraction engine 'preRoute' .
[05/20 13:45:27    491s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/20 13:45:27    491s] Type 'man IMPEXT-3530' for more detail.
[05/20 13:45:27    491s] PreRoute RC Extraction called for design snn_fixed_16_2_4_4_2.
[05/20 13:45:27    491s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/20 13:45:27    491s] Type 'man IMPEXT-6197' for more detail.
[05/20 13:45:27    491s] RCMode: PreRoute
[05/20 13:45:27    491s] Capacitance Scaling Factor   : 1.00000
[05/20 13:45:27    491s] Resistance Scaling Factor    : 1.00000
[05/20 13:45:27    491s] Clock Cap Scaling Factor    : 1.00000
[05/20 13:45:27    491s] Clock Res Scaling Factor     : 1.00000
[05/20 13:45:27    491s] Shrink Factor                : 1.00000
[05/20 13:45:27    491s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/20 13:45:27    491s] RC Grid backup saved.
[05/20 13:45:27    491s] 
[05/20 13:45:27    491s] Trim Metal Layers:
[05/20 13:45:27    491s] LayerId::1 widthSet size::1
[05/20 13:45:27    491s] LayerId::2 widthSet size::1
[05/20 13:45:27    491s] LayerId::3 widthSet size::1
[05/20 13:45:27    491s] LayerId::4 widthSet size::1
[05/20 13:45:27    491s] LayerId::5 widthSet size::1
[05/20 13:45:27    491s] LayerId::6 widthSet size::1
[05/20 13:45:27    491s] LayerId::7 widthSet size::1
[05/20 13:45:27    491s] Skipped RC grid update for preRoute extraction.
[05/20 13:45:27    491s] eee: pegSigSF::1.070000
[05/20 13:45:27    491s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 7200.105M)
[05/20 13:45:27    491s] Skewing Data Summary (End_of_FINAL)
[05/20 13:45:27    492s] --------------------------------------------------
[05/20 13:45:27    492s]  Total skewed count:0
[05/20 13:45:27    492s] --------------------------------------------------
[05/20 13:45:27    492s] Starting delay calculation for Setup views
[05/20 13:45:27    492s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/20 13:45:27    492s] #################################################################################
[05/20 13:45:27    492s] # Design Stage: PreRoute
[05/20 13:45:27    492s] # Design Name: snn_fixed_16_2_4_4_2
[05/20 13:45:27    492s] # Design Mode: 90nm
[05/20 13:45:27    492s] # Analysis Mode: MMMC Non-OCV 
[05/20 13:45:27    492s] # Parasitics Mode: No SPEF/RCDB 
[05/20 13:45:27    492s] # Signoff Settings: SI Off 
[05/20 13:45:27    492s] #################################################################################
[05/20 13:45:28    493s] Topological Sorting (REAL = 0:00:00.0, MEM = 7198.1M, InitMEM = 7198.1M)
[05/20 13:45:28    494s] Calculate delays in Single mode...
[05/20 13:45:28    494s] Start delay calculation (fullDC) (24 T). (MEM=7198.11)
[05/20 13:45:28    494s] End AAE Lib Interpolated Model. (MEM=7209.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:45:29    503s] Total number of fetched objects 26962
[05/20 13:45:29    504s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[05/20 13:45:29    504s] End delay calculation. (MEM=7752.04 CPU=0:00:08.3 REAL=0:00:01.0)
[05/20 13:45:29    504s] End delay calculation (fullDC). (MEM=7752.04 CPU=0:00:10.0 REAL=0:00:01.0)
[05/20 13:45:29    504s] *** CDM Built up (cpu=0:00:11.7  real=0:00:02.0  mem= 7752.0M) ***
[05/20 13:45:29    505s] *** Done Building Timing Graph (cpu=0:00:13.1 real=0:00:02.0 totSessionCpu=0:08:26 mem=6740.0M)
[05/20 13:45:29    505s] OPTC: user 20.0
[05/20 13:45:29    505s] [PSP]    Started Early Global Route kernel ( Curr Mem: 6740.04 MB )
[05/20 13:45:29    505s] (I)      ======================== Layers ========================
[05/20 13:45:29    505s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:29    505s] (I)      | DB# | ID |         Name |      Type | #Masks | Extra |
[05/20 13:45:29    505s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:29    505s] (I)      |  33 |  0 |        licon |       cut |      1 |       |
[05/20 13:45:29    505s] (I)      |   1 |  1 |           li |      wire |      1 |       |
[05/20 13:45:29    505s] (I)      |  34 |  1 |         mcon |       cut |      1 |       |
[05/20 13:45:29    505s] (I)      |   2 |  2 |         met1 |      wire |      1 |       |
[05/20 13:45:29    505s] (I)      |  35 |  2 |         via1 |       cut |      1 |       |
[05/20 13:45:29    505s] (I)      |   3 |  3 |         met2 |      wire |      1 |       |
[05/20 13:45:29    505s] (I)      |  36 |  3 |         via2 |       cut |      1 |       |
[05/20 13:45:29    505s] (I)      |   4 |  4 |         met3 |      wire |      1 |       |
[05/20 13:45:29    505s] (I)      |  37 |  4 |         via3 |       cut |      1 |       |
[05/20 13:45:29    505s] (I)      |   5 |  5 |         met4 |      wire |      1 |       |
[05/20 13:45:29    505s] (I)      |  38 |  5 |         via4 |       cut |      1 |       |
[05/20 13:45:29    505s] (I)      |   6 |  6 |         met5 |      wire |      1 |       |
[05/20 13:45:29    505s] (I)      |  39 |  6 |       rdlcon |       cut |      1 |       |
[05/20 13:45:29    505s] (I)      |   7 |  7 |          rdl |      wire |      1 |       |
[05/20 13:45:29    505s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:29    505s] (I)      |  64 | 64 | OverlapCheck |   overlap |        |       |
[05/20 13:45:29    505s] (I)      |  65 | 65 |        pwell |     other |        |    MS |
[05/20 13:45:29    505s] (I)      |  66 | 66 |        nwell |     other |        |    MS |
[05/20 13:45:29    505s] (I)      |  67 | 67 |       dnwell |     other |        |    MS |
[05/20 13:45:29    505s] (I)      |  68 | 68 |         diff | diffusion |        |    MS |
[05/20 13:45:29    505s] (I)      |  69 | 69 |         nsdm |   implant |        |       |
[05/20 13:45:29    505s] (I)      |  70 | 70 |         psdm |   implant |        |       |
[05/20 13:45:29    505s] (I)      |   0 |  0 |         poly |     other |        |    MS |
[05/20 13:45:29    505s] (I)      |  71 | 71 |          npc |     other |        |    MS |
[05/20 13:45:29    505s] (I)      +-----+----+--------------+-----------+--------+-------+
[05/20 13:45:29    505s] (I)      Started Import and model ( Curr Mem: 6740.04 MB )
[05/20 13:45:29    505s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:45:29    505s] (I)      == Non-default Options ==
[05/20 13:45:29    505s] (I)      Build term to term wires                           : false
[05/20 13:45:29    505s] (I)      Maximum routing layer                              : 7
[05/20 13:45:29    505s] (I)      Number of threads                                  : 24
[05/20 13:45:29    505s] (I)      Method to set GCell size                           : row
[05/20 13:45:29    505s] (I)      Counted 1705 PG shapes. We will not process PG shapes layer by layer.
[05/20 13:45:29    505s] (I)      Use row-based GCell size
[05/20 13:45:29    505s] (I)      Use row-based GCell align
[05/20 13:45:29    505s] (I)      layer 0 area = 28899
[05/20 13:45:29    505s] (I)      layer 1 area = 83000
[05/20 13:45:29    505s] (I)      layer 2 area = 67600
[05/20 13:45:29    505s] (I)      layer 3 area = 240000
[05/20 13:45:29    505s] (I)      layer 4 area = 240000
[05/20 13:45:29    505s] (I)      layer 5 area = 2560000
[05/20 13:45:29    505s] (I)      layer 6 area = 100000000
[05/20 13:45:29    505s] (I)      GCell unit size   : 3330
[05/20 13:45:29    505s] (I)      GCell multiplier  : 1
[05/20 13:45:29    505s] (I)      GCell row height  : 3330
[05/20 13:45:29    505s] (I)      Actual row height : 3330
[05/20 13:45:29    505s] (I)      GCell align ref   : 4080 4080
[05/20 13:45:29    505s] [NR-eGR] Track table information for default rule: 
[05/20 13:45:29    505s] [NR-eGR] li has single uniform track structure
[05/20 13:45:29    505s] [NR-eGR] met1 has single uniform track structure
[05/20 13:45:29    505s] [NR-eGR] met2 has single uniform track structure
[05/20 13:45:29    505s] [NR-eGR] met3 has single uniform track structure
[05/20 13:45:29    505s] [NR-eGR] met4 has single uniform track structure
[05/20 13:45:29    505s] [NR-eGR] met5 has single uniform track structure
[05/20 13:45:29    505s] [NR-eGR] rdl has single uniform track structure
[05/20 13:45:29    505s] [NR-eGR] ERROR: No suitable DB via cell is found for layer6/7. HUM create via cell for internal use. Via instances in the routing result will not associate to any DB via cell
[05/20 13:45:29    505s] [NR-eGR] No double-cut via on layer 6
[05/20 13:45:29    505s] (I)      ============== Default via ===============
[05/20 13:45:29    505s] (I)      +---+------------------+-----------------+
[05/20 13:45:29    505s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/20 13:45:29    505s] (I)      +---+------------------+-----------------+
[05/20 13:45:29    505s] (I)      | 1 |    1  L1M1_PR    |    1  L1M1_PR   |
[05/20 13:45:29    505s] (I)      | 2 |    6  M1M2_PR    |    6  M1M2_PR   |
[05/20 13:45:29    505s] (I)      | 3 |   12  M2M3_PR_R  |   11  M2M3_PR   |
[05/20 13:45:29    505s] (I)      | 4 |   16  M3M4_PR    |   16  M3M4_PR   |
[05/20 13:45:29    505s] (I)      | 5 |   21  M4M5_PR    |   21  M4M5_PR   |
[05/20 13:45:29    505s] (I)      | 6 |                  |                 |
[05/20 13:45:29    505s] (I)      +---+------------------+-----------------+
[05/20 13:45:29    505s] [NR-eGR] Read 1502 PG shapes
[05/20 13:45:29    505s] [NR-eGR] Read 0 clock shapes
[05/20 13:45:29    505s] [NR-eGR] Read 0 other shapes
[05/20 13:45:29    505s] [NR-eGR] #Routing Blockages  : 0
[05/20 13:45:29    505s] [NR-eGR] #Instance Blockages : 73110
[05/20 13:45:29    505s] [NR-eGR] #PG Blockages       : 1502
[05/20 13:45:29    505s] [NR-eGR] #Halo Blockages     : 0
[05/20 13:45:29    505s] [NR-eGR] #Boundary Blockages : 0
[05/20 13:45:29    505s] [NR-eGR] #Clock Blockages    : 0
[05/20 13:45:29    505s] [NR-eGR] #Other Blockages    : 0
[05/20 13:45:29    505s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/20 13:45:29    505s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/20 13:45:29    505s] [NR-eGR] Read 26962 nets ( ignored 0 )
[05/20 13:45:29    505s] (I)      early_global_route_priority property id does not exist.
[05/20 13:45:29    505s] (I)      Read Num Blocks=74612  Num Prerouted Wires=0  Num CS=0
[05/20 13:45:29    505s] (I)      Layer 1 (H) : #blockages 74178 : #preroutes 0
[05/20 13:45:29    505s] (I)      Layer 2 (V) : #blockages 434 : #preroutes 0
[05/20 13:45:29    505s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[05/20 13:45:29    505s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[05/20 13:45:29    505s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[05/20 13:45:29    505s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[05/20 13:45:29    505s] (I)      Number of ignored nets                =      0
[05/20 13:45:29    505s] (I)      Number of connected nets              =      0
[05/20 13:45:29    505s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/20 13:45:29    505s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/20 13:45:29    505s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/20 13:45:29    505s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/20 13:45:29    505s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/20 13:45:29    505s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/20 13:45:29    505s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/20 13:45:29    505s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/20 13:45:29    505s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/20 13:45:29    505s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/20 13:45:29    505s] (I)      Ndr track 0 does not exist
[05/20 13:45:29    505s] (I)      ---------------------Grid Graph Info--------------------
[05/20 13:45:29    505s] (I)      Routing area        : (0, 0) - (1015920, 707540)
[05/20 13:45:29    505s] (I)      Core area           : (4080, 4080) - (1011840, 703380)
[05/20 13:45:29    505s] (I)      Site width          :   480  (dbu)
[05/20 13:45:29    505s] (I)      Row height          :  3330  (dbu)
[05/20 13:45:29    505s] (I)      GCell row height    :  3330  (dbu)
[05/20 13:45:29    505s] (I)      GCell width         :  3330  (dbu)
[05/20 13:45:29    505s] (I)      GCell height        :  3330  (dbu)
[05/20 13:45:29    505s] (I)      Grid                :   305   213     7
[05/20 13:45:29    505s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[05/20 13:45:29    505s] (I)      Vertical capacity   :     0     0  3330     0  3330     0  3330
[05/20 13:45:29    505s] (I)      Horizontal capacity :     0  3330     0  3330     0  3330     0
[05/20 13:45:29    505s] (I)      Default wire width  :   170   140   140   300   300  1600 10000
[05/20 13:45:29    505s] (I)      Default wire space  :   170   140   140   300   300  1600 10000
[05/20 13:45:29    505s] (I)      Default wire pitch  :   340   280   280   600   600  3200 20000
[05/20 13:45:29    505s] (I)      Default pitch size  :   340   340   340   610   680  3660 20000
[05/20 13:45:29    505s] (I)      First track coord   :   170   170   170   590   850  4250 14080
[05/20 13:45:29    505s] (I)      Num tracks per GCell:  9.79  9.79  9.79  5.46  4.90  0.91  0.17
[05/20 13:45:29    505s] (I)      Total num of tracks :  2988  2081  2988  1159  1493   192    50
[05/20 13:45:29    505s] (I)      Num of masks        :     1     1     1     1     1     1     1
[05/20 13:45:29    505s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[05/20 13:45:29    505s] (I)      --------------------------------------------------------
[05/20 13:45:29    505s] 
[05/20 13:45:29    505s] [NR-eGR] ============ Routing rule table ============
[05/20 13:45:29    505s] [NR-eGR] Rule id: 0  Nets: 26962
[05/20 13:45:29    505s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/20 13:45:29    505s] (I)                    Layer    2    3    4    5     6      7 
[05/20 13:45:29    505s] (I)                    Pitch  340  340  610  680  3660  20000 
[05/20 13:45:29    505s] (I)             #Used tracks    1    1    1    1     1      1 
[05/20 13:45:29    505s] (I)       #Fully used tracks    1    1    1    1     1      1 
[05/20 13:45:29    505s] [NR-eGR] ========================================
[05/20 13:45:29    505s] [NR-eGR] 
[05/20 13:45:29    505s] (I)      =============== Blocked Tracks ===============
[05/20 13:45:29    505s] (I)      +-------+---------+----------+---------------+
[05/20 13:45:29    505s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/20 13:45:29    505s] (I)      +-------+---------+----------+---------------+
[05/20 13:45:29    505s] (I)      |     1 |       0 |        0 |         0.00% |
[05/20 13:45:29    505s] (I)      |     2 |  634705 |   172521 |        27.18% |
[05/20 13:45:29    505s] (I)      |     3 |  636444 |     2120 |         0.33% |
[05/20 13:45:29    505s] (I)      |     4 |  353495 |        0 |         0.00% |
[05/20 13:45:29    505s] (I)      |     5 |  318009 |        0 |         0.00% |
[05/20 13:45:29    505s] (I)      |     6 |   58560 |        0 |         0.00% |
[05/20 13:45:29    505s] (I)      |     7 |   10650 |        0 |         0.00% |
[05/20 13:45:29    505s] (I)      +-------+---------+----------+---------------+
[05/20 13:45:29    505s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 6766.61 MB )
[05/20 13:45:29    505s] (I)      Reset routing kernel
[05/20 13:45:29    505s] (I)      Started Global Routing ( Curr Mem: 6766.61 MB )
[05/20 13:45:29    505s] (I)      totalPins=83839  totalGlobalPin=81527 (97.24%)
[05/20 13:45:29    506s] (I)      total 2D Cap : 1846386 = (883403 H, 962983 V)
[05/20 13:45:29    506s] [NR-eGR] Layer group 1: route 26962 net(s) in layer range [2, 7]
[05/20 13:45:29    506s] (I)      
[05/20 13:45:29    506s] (I)      ============  Phase 1a Route ============
[05/20 13:45:29    506s] (I)      Usage: 152682 = (70958 H, 81724 V) = (8.03% H, 8.49% V) = (2.363e+05um H, 2.721e+05um V)
[05/20 13:45:29    506s] (I)      
[05/20 13:45:29    506s] (I)      ============  Phase 1b Route ============
[05/20 13:45:29    506s] (I)      Usage: 152682 = (70958 H, 81724 V) = (8.03% H, 8.49% V) = (2.363e+05um H, 2.721e+05um V)
[05/20 13:45:29    506s] (I)      Overflow of layer group 1: 0.43% H + 0.11% V. EstWL: 5.084311e+05um
[05/20 13:45:29    506s] (I)      Congestion metric : 0.43%H 0.11%V, 0.54%HV
[05/20 13:45:29    506s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/20 13:45:29    506s] (I)      
[05/20 13:45:29    506s] (I)      ============  Phase 1c Route ============
[05/20 13:45:29    506s] (I)      Usage: 152682 = (70958 H, 81724 V) = (8.03% H, 8.49% V) = (2.363e+05um H, 2.721e+05um V)
[05/20 13:45:29    506s] (I)      
[05/20 13:45:29    506s] (I)      ============  Phase 1d Route ============
[05/20 13:45:29    506s] (I)      Usage: 152682 = (70958 H, 81724 V) = (8.03% H, 8.49% V) = (2.363e+05um H, 2.721e+05um V)
[05/20 13:45:29    506s] (I)      
[05/20 13:45:29    506s] (I)      ============  Phase 1e Route ============
[05/20 13:45:29    506s] (I)      Usage: 152682 = (70958 H, 81724 V) = (8.03% H, 8.49% V) = (2.363e+05um H, 2.721e+05um V)
[05/20 13:45:29    506s] [NR-eGR] Early Global Route overflow of layer group 1: 0.43% H + 0.11% V. EstWL: 5.084311e+05um
[05/20 13:45:29    506s] (I)      
[05/20 13:45:29    506s] (I)      ============  Phase 1l Route ============
[05/20 13:45:29    506s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/20 13:45:29    506s] (I)      Layer  2:     475195     80165        29           0      634189    ( 0.00%) 
[05/20 13:45:29    506s] (I)      Layer  3:     631339    111814       113           0      633288    ( 0.00%) 
[05/20 13:45:29    506s] (I)      Layer  4:     352336     78002      1485           0      353482    ( 0.00%) 
[05/20 13:45:29    506s] (I)      Layer  5:     316516     30517         0           0      316644    ( 0.00%) 
[05/20 13:45:29    506s] (I)      Layer  6:      58368         0         0        5808       53105    ( 9.86%) 
[05/20 13:45:29    506s] (I)      Layer  7:      10600         0         0        9001        1765    (83.61%) 
[05/20 13:45:29    506s] (I)      Total:       1844354    300498      1627       14808     1992469    ( 0.74%) 
[05/20 13:45:29    506s] (I)      
[05/20 13:45:29    506s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/20 13:45:29    506s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/20 13:45:29    506s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/20 13:45:29    506s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[05/20 13:45:29    506s] [NR-eGR] --------------------------------------------------------------------------------
[05/20 13:45:29    506s] [NR-eGR]      li ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:29    506s] [NR-eGR]    met1 ( 2)        24( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/20 13:45:29    506s] [NR-eGR]    met2 ( 3)        62( 0.10%)        11( 0.02%)         0( 0.00%)   ( 0.11%) 
[05/20 13:45:29    506s] [NR-eGR]    met3 ( 4)      1047( 1.62%)        57( 0.09%)         2( 0.00%)   ( 1.71%) 
[05/20 13:45:29    506s] [NR-eGR]    met4 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:29    506s] [NR-eGR]    met5 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:29    506s] [NR-eGR]     rdl ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/20 13:45:29    506s] [NR-eGR] --------------------------------------------------------------------------------
[05/20 13:45:29    506s] [NR-eGR]        Total      1133( 0.35%)        68( 0.02%)         2( 0.00%)   ( 0.37%) 
[05/20 13:45:29    506s] [NR-eGR] 
[05/20 13:45:29    506s] (I)      Finished Global Routing ( CPU: 0.77 sec, Real: 0.17 sec, Curr Mem: 6798.61 MB )
[05/20 13:45:29    506s] (I)      total 2D Cap : 1850318 = (887331 H, 962987 V)
[05/20 13:45:29    506s] [NR-eGR] Overflow after Early Global Route 0.07% H + 0.00% V
[05/20 13:45:29    506s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.00 sec, Real: 0.41 sec, Curr Mem: 6798.61 MB )
[05/20 13:45:29    506s] (I)      ==================================== Runtime Summary ====================================
[05/20 13:45:29    506s] (I)       Step                                        %      Start     Finish      Real       CPU 
[05/20 13:45:29    506s] (I)      -----------------------------------------------------------------------------------------
[05/20 13:45:29    506s] (I)       Early Global Route kernel             100.00%  84.46 sec  84.87 sec  0.41 sec  1.00 sec 
[05/20 13:45:29    506s] (I)       +-Import and model                     50.59%  84.48 sec  84.68 sec  0.21 sec  0.20 sec 
[05/20 13:45:29    506s] (I)       | +-Create place DB                    20.91%  84.48 sec  84.56 sec  0.08 sec  0.08 sec 
[05/20 13:45:29    506s] (I)       | | +-Import place data                20.87%  84.48 sec  84.56 sec  0.08 sec  0.08 sec 
[05/20 13:45:29    506s] (I)       | | | +-Read instances and placement    6.34%  84.48 sec  84.50 sec  0.03 sec  0.03 sec 
[05/20 13:45:29    506s] (I)       | | | +-Read nets                      14.42%  84.50 sec  84.56 sec  0.06 sec  0.06 sec 
[05/20 13:45:29    506s] (I)       | +-Create route DB                    24.40%  84.56 sec  84.66 sec  0.10 sec  0.10 sec 
[05/20 13:45:29    506s] (I)       | | +-Import route data (24T)          24.23%  84.56 sec  84.66 sec  0.10 sec  0.10 sec 
[05/20 13:45:29    506s] (I)       | | | +-Read blockages ( Layer 2-7 )    3.24%  84.57 sec  84.59 sec  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)       | | | | +-Read routing blockages        0.00%  84.57 sec  84.57 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | | +-Read instance blockages       2.66%  84.57 sec  84.58 sec  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)       | | | | +-Read PG blockages             0.09%  84.58 sec  84.59 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | | +-Read clock blockages          0.02%  84.59 sec  84.59 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | | +-Read other blockages          0.02%  84.59 sec  84.59 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | | +-Read halo blockages           0.08%  84.59 sec  84.59 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | | +-Read boundary cut boxes       0.00%  84.59 sec  84.59 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | +-Read blackboxes                 0.02%  84.59 sec  84.59 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | +-Read prerouted                  3.91%  84.59 sec  84.60 sec  0.02 sec  0.02 sec 
[05/20 13:45:29    506s] (I)       | | | +-Read unlegalized nets           0.70%  84.60 sec  84.61 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | +-Read nets                       1.83%  84.61 sec  84.61 sec  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)       | | | +-Set up via pillars              0.04%  84.62 sec  84.62 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | +-Initialize 3D grid graph        0.35%  84.62 sec  84.62 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | +-Model blockage capacity         9.70%  84.62 sec  84.66 sec  0.04 sec  0.04 sec 
[05/20 13:45:29    506s] (I)       | | | | +-Initialize 3D capacity        8.84%  84.62 sec  84.65 sec  0.04 sec  0.04 sec 
[05/20 13:45:29    506s] (I)       | +-Read aux data                       0.00%  84.66 sec  84.66 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | +-Others data preparation             0.62%  84.66 sec  84.66 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | +-Create route kernel                 3.52%  84.66 sec  84.68 sec  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)       +-Global Routing                       42.18%  84.68 sec  84.85 sec  0.17 sec  0.77 sec 
[05/20 13:45:29    506s] (I)       | +-Initialization                      3.10%  84.68 sec  84.70 sec  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)       | +-Net group 1                        35.06%  84.70 sec  84.84 sec  0.14 sec  0.74 sec 
[05/20 13:45:29    506s] (I)       | | +-Generate topology (24T)           2.89%  84.70 sec  84.71 sec  0.01 sec  0.04 sec 
[05/20 13:45:29    506s] (I)       | | +-Phase 1a                         12.81%  84.72 sec  84.77 sec  0.05 sec  0.29 sec 
[05/20 13:45:29    506s] (I)       | | | +-Pattern routing (24T)          10.14%  84.72 sec  84.76 sec  0.04 sec  0.28 sec 
[05/20 13:45:29    506s] (I)       | | | +-Add via demand to 2D            2.36%  84.76 sec  84.77 sec  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)       | | +-Phase 1b                          0.14%  84.77 sec  84.77 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | +-Phase 1c                          0.02%  84.77 sec  84.77 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | +-Phase 1d                          0.02%  84.77 sec  84.77 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | +-Phase 1e                          0.12%  84.77 sec  84.77 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | | +-Route legalization              0.00%  84.77 sec  84.77 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       | | +-Phase 1l                         16.55%  84.77 sec  84.84 sec  0.07 sec  0.40 sec 
[05/20 13:45:29    506s] (I)       | | | +-Layer assignment (24T)         15.46%  84.78 sec  84.84 sec  0.06 sec  0.39 sec 
[05/20 13:45:29    506s] (I)       | +-Clean cong LA                       0.00%  84.84 sec  84.84 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)       +-Export 3D cong map                    2.87%  84.85 sec  84.87 sec  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)       | +-Export 2D cong map                  0.35%  84.86 sec  84.87 sec  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)      ==================== Summary by functions =====================
[05/20 13:45:29    506s] (I)       Lv  Step                                %      Real       CPU 
[05/20 13:45:29    506s] (I)      ---------------------------------------------------------------
[05/20 13:45:29    506s] (I)        0  Early Global Route kernel     100.00%  0.41 sec  1.00 sec 
[05/20 13:45:29    506s] (I)        1  Import and model               50.59%  0.21 sec  0.20 sec 
[05/20 13:45:29    506s] (I)        1  Global Routing                 42.18%  0.17 sec  0.77 sec 
[05/20 13:45:29    506s] (I)        1  Export 3D cong map              2.87%  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)        2  Net group 1                    35.06%  0.14 sec  0.74 sec 
[05/20 13:45:29    506s] (I)        2  Create route DB                24.40%  0.10 sec  0.10 sec 
[05/20 13:45:29    506s] (I)        2  Create place DB                20.91%  0.08 sec  0.08 sec 
[05/20 13:45:29    506s] (I)        2  Create route kernel             3.52%  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)        2  Initialization                  3.10%  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)        2  Others data preparation         0.62%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        2  Export 2D cong map              0.35%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        3  Import route data (24T)        24.23%  0.10 sec  0.10 sec 
[05/20 13:45:29    506s] (I)        3  Import place data              20.87%  0.08 sec  0.08 sec 
[05/20 13:45:29    506s] (I)        3  Phase 1l                       16.55%  0.07 sec  0.40 sec 
[05/20 13:45:29    506s] (I)        3  Phase 1a                       12.81%  0.05 sec  0.29 sec 
[05/20 13:45:29    506s] (I)        3  Generate topology (24T)         2.89%  0.01 sec  0.04 sec 
[05/20 13:45:29    506s] (I)        3  Phase 1b                        0.14%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        3  Phase 1e                        0.12%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        3  Phase 1c                        0.02%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        4  Read nets                      16.25%  0.07 sec  0.07 sec 
[05/20 13:45:29    506s] (I)        4  Layer assignment (24T)         15.46%  0.06 sec  0.39 sec 
[05/20 13:45:29    506s] (I)        4  Pattern routing (24T)          10.14%  0.04 sec  0.28 sec 
[05/20 13:45:29    506s] (I)        4  Model blockage capacity         9.70%  0.04 sec  0.04 sec 
[05/20 13:45:29    506s] (I)        4  Read instances and placement    6.34%  0.03 sec  0.03 sec 
[05/20 13:45:29    506s] (I)        4  Read prerouted                  3.91%  0.02 sec  0.02 sec 
[05/20 13:45:29    506s] (I)        4  Read blockages ( Layer 2-7 )    3.24%  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)        4  Add via demand to 2D            2.36%  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)        4  Read unlegalized nets           0.70%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        4  Initialize 3D grid graph        0.35%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        4  Set up via pillars              0.04%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        4  Read blackboxes                 0.02%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        5  Initialize 3D capacity          8.84%  0.04 sec  0.04 sec 
[05/20 13:45:29    506s] (I)        5  Read instance blockages         2.66%  0.01 sec  0.01 sec 
[05/20 13:45:29    506s] (I)        5  Read PG blockages               0.09%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        5  Read halo blockages             0.08%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        5  Read other blockages            0.02%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        5  Read clock blockages            0.02%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[05/20 13:45:29    506s] OPERPROF: Starting HotSpotCal at level 1, MEM:6798.6M, EPOCH TIME: 1747763129.886334
[05/20 13:45:29    506s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:29    506s] [hotspot] |            |   max hotspot | total hotspot |
[05/20 13:45:29    506s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:29    506s] [hotspot] | normalized |          0.00 |          0.00 |
[05/20 13:45:29    506s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:29    506s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/20 13:45:29    506s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/20 13:45:29    506s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.015, MEM:6798.6M, EPOCH TIME: 1747763129.901537
[05/20 13:45:29    506s] [hotspot] Hotspot report including placement blocked areas
[05/20 13:45:29    506s] OPERPROF: Starting HotSpotCal at level 1, MEM:6798.6M, EPOCH TIME: 1747763129.901968
[05/20 13:45:29    506s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:29    506s] [hotspot] |            |   max hotspot | total hotspot |
[05/20 13:45:29    506s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:29    506s] [hotspot] | normalized |          0.00 |          0.00 |
[05/20 13:45:29    506s] [hotspot] +------------+---------------+---------------+
[05/20 13:45:29    506s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/20 13:45:29    506s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/20 13:45:29    506s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.017, MEM:6798.6M, EPOCH TIME: 1747763129.918623
[05/20 13:45:29    506s] Reported timing to dir work/report/
[05/20 13:45:29    506s] **optDesign ... cpu = 0:03:44, real = 0:00:49, mem = 3013.5M, totSessionCpu=0:08:27 **
[05/20 13:45:29    506s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6772.6M, EPOCH TIME: 1747763129.968996
[05/20 13:45:29    506s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:29    506s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:29    506s] 
[05/20 13:45:29    506s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:29    506s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:30    506s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:6772.6M, EPOCH TIME: 1747763130.004911
[05/20 13:45:30    506s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:45:30    506s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:32    509s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:6774.0M, EPOCH TIME: 1747763132.885199
[05/20 13:45:32    509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:32    509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:32    509s] 
[05/20 13:45:32    509s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:32    509s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:32    509s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.039, REAL:0.036, MEM:6774.0M, EPOCH TIME: 1747763132.921204
[05/20 13:45:32    509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:45:32    509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:32    509s] Density: 40.412%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------------

[05/20 13:45:32    509s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6774.0M, EPOCH TIME: 1747763132.957426
[05/20 13:45:32    509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:32    509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:32    509s] 
[05/20 13:45:32    509s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:32    509s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:32    509s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:6774.0M, EPOCH TIME: 1747763132.984194
[05/20 13:45:32    509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:45:32    509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:33    509s] **optDesign ... cpu = 0:03:47, real = 0:00:53, mem = 3009.4M, totSessionCpu=0:08:29 **
[05/20 13:45:33    509s] 
[05/20 13:45:33    509s] TimeStamp Deleting Cell Server Begin ...
[05/20 13:45:33    509s] Deleting Lib Analyzer.
[05/20 13:45:33    509s] 
[05/20 13:45:33    509s] TimeStamp Deleting Cell Server End ...
[05/20 13:45:33    509s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/20 13:45:33    509s] Type 'man IMPOPT-3195' for more detail.
[05/20 13:45:33    509s] *** Finished optDesign ***
[05/20 13:45:33    509s] 
[05/20 13:45:33    509s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:21 real=  0:01:05)
[05/20 13:45:33    509s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.4 real=0:00:02.3)
[05/20 13:45:33    509s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:14.7 real=0:00:05.0)
[05/20 13:45:33    509s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:02 real=0:00:19.4)
[05/20 13:45:33    509s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.7 real=0:00:01.5)
[05/20 13:45:33    509s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/20 13:45:33    509s] clean pInstBBox. size 0
[05/20 13:45:33    509s] All LLGs are deleted
[05/20 13:45:33    509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:33    509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:33    509s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:6774.0M, EPOCH TIME: 1747763133.113072
[05/20 13:45:33    509s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:6774.0M, EPOCH TIME: 1747763133.113246
[05/20 13:45:33    509s] Info: pop threads available for lower-level modules during optimization.
[05/20 13:45:33    509s] Disable CTE adjustment.
[05/20 13:45:33    509s] #optDebug: fT-D <X 1 0 0 0>
[05/20 13:45:33    509s] VSMManager cleared!
[05/20 13:45:33    509s] **place_opt_design ... cpu = 0:03:47, real = 0:00:54, mem = 6706.0M **
[05/20 13:45:33    509s] *** Finished GigaPlace ***
[05/20 13:45:33    509s] 
[05/20 13:45:33    509s] *** Summary of all messages that are not suppressed in this session:
[05/20 13:45:33    509s] Severity  ID               Count  Summary                                  
[05/20 13:45:33    509s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[05/20 13:45:33    509s] WARNING   IMPEXT-2882          6  Unable to find the resistance for via '%...
[05/20 13:45:33    509s] WARNING   IMPEXT-2883      1531395  The resistance extracted for a wire belo...
[05/20 13:45:33    509s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/20 13:45:33    509s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[05/20 13:45:33    509s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[05/20 13:45:33    509s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/20 13:45:33    509s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/20 13:45:33    509s] *** Message Summary: 1531416 warning(s), 0 error(s)
[05/20 13:45:33    509s] 
[05/20 13:45:33    509s] *** place_opt_design #1 [finish] : cpu/real = 0:03:47.3/0:00:53.3 (4.3), totSession cpu/real = 0:08:29.4/0:02:28.4 (3.4), mem = 6706.0M
[05/20 13:45:33    509s] 
[05/20 13:45:33    509s] =============================================================================================
[05/20 13:45:33    509s]  Final TAT Report : place_opt_design #1                                         21.19-s058_1
[05/20 13:45:33    509s] =============================================================================================
[05/20 13:45:33    509s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:45:33    509s] ---------------------------------------------------------------------------------------------
[05/20 13:45:33    509s] [ InitOpt                ]      1   0:00:02.4  (   4.5 % )     0:00:07.9 /  0:00:20.4    2.6
[05/20 13:45:33    509s] [ GlobalOpt              ]      1   0:00:02.2  (   4.2 % )     0:00:02.2 /  0:00:03.3    1.5
[05/20 13:45:33    509s] [ DrvOpt                 ]      3   0:00:05.4  (  10.1 % )     0:00:05.4 /  0:00:15.7    2.9
[05/20 13:45:33    509s] [ SkewPreCTSReport       ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:01.3    5.7
[05/20 13:45:33    509s] [ AreaOpt                ]      3   0:00:05.2  (   9.7 % )     0:00:06.0 /  0:00:23.4    3.9
[05/20 13:45:33    509s] [ ViewPruning            ]      8   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.1
[05/20 13:45:33    509s] [ OptSummaryReport       ]      2   0:00:00.4  (   0.7 % )     0:00:07.8 /  0:00:17.5    2.2
[05/20 13:45:33    509s] [ DrvReport              ]      2   0:00:02.3  (   4.4 % )     0:00:02.3 /  0:00:02.5    1.1
[05/20 13:45:33    509s] [ CongRefineRouteType    ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.2
[05/20 13:45:33    509s] [ SlackTraversorInit     ]      5   0:00:00.9  (   1.7 % )     0:00:00.9 /  0:00:01.7    2.0
[05/20 13:45:33    509s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:33    509s] [ PlacerInterfaceInit    ]      3   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.9    2.0
[05/20 13:45:33    509s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/20 13:45:33    509s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:01.0    5.5
[05/20 13:45:33    509s] [ ReportFanoutViolation  ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/20 13:45:33    509s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:45:33    509s] [ IncrReplace            ]      1   0:00:19.3  (  36.1 % )     0:00:21.2 /  0:02:17.3    6.5
[05/20 13:45:33    509s] [ RefinePlace            ]      2   0:00:01.3  (   2.5 % )     0:00:01.3 /  0:00:02.6    2.0
[05/20 13:45:33    509s] [ EarlyGlobalRoute       ]      2   0:00:01.1  (   2.1 % )     0:00:01.1 /  0:00:03.8    3.4
[05/20 13:45:33    509s] [ ExtractRC              ]      3   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/20 13:45:33    509s] [ TimingUpdate           ]     28   0:00:01.1  (   2.0 % )     0:00:06.4 /  0:00:30.6    4.8
[05/20 13:45:33    509s] [ FullDelayCalc          ]      3   0:00:06.7  (  12.6 % )     0:00:06.7 /  0:00:38.1    5.7
[05/20 13:45:33    509s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    2.1
[05/20 13:45:33    509s] [ GenerateReports        ]      1   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.6    0.9
[05/20 13:45:33    509s] [ MISC                   ]          0:00:02.1  (   3.9 % )     0:00:02.1 /  0:00:03.4    1.7
[05/20 13:45:33    509s] ---------------------------------------------------------------------------------------------
[05/20 13:45:33    509s]  place_opt_design #1 TOTAL          0:00:53.3  ( 100.0 % )     0:00:53.3 /  0:03:47.3    4.3
[05/20 13:45:33    509s] ---------------------------------------------------------------------------------------------
[05/20 13:45:33    509s] 
[05/20 13:45:33    509s] <CMD> fit
[05/20 13:45:33    509s] <CMD> saveDesign work/design/snn_fixed_16_2_4_4_2_placed.enc
[05/20 13:45:33    509s] #% Begin save design ... (date=05/20 13:45:33, mem=2924.9M)
[05/20 13:45:33    509s] % Begin Save ccopt configuration ... (date=05/20 13:45:33, mem=2924.9M)
[05/20 13:45:33    509s] % End Save ccopt configuration ... (date=05/20 13:45:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2924.9M, current mem=2924.8M)
[05/20 13:45:33    509s] % Begin Save netlist data ... (date=05/20 13:45:33, mem=2924.8M)
[05/20 13:45:33    509s] Writing Binary DB to work/design/snn_fixed_16_2_4_4_2_placed.enc.dat/vbin/snn_fixed_16_2_4_4_2.v.bin in multi-threaded mode...
[05/20 13:45:33    509s] % End Save netlist data ... (date=05/20 13:45:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=2926.1M, current mem=2926.1M)
[05/20 13:45:33    509s] Saving symbol-table file in separate thread ...
[05/20 13:45:33    509s] Saving congestion map file in separate thread ...
[05/20 13:45:33    509s] Saving congestion map file work/design/snn_fixed_16_2_4_4_2_placed.enc.dat/snn_fixed_16_2_4_4_2.route.congmap.gz ...
[05/20 13:45:33    509s] % Begin Save AAE data ... (date=05/20 13:45:33, mem=2926.7M)
[05/20 13:45:33    509s] Saving AAE Data ...
[05/20 13:45:33    509s] % End Save AAE data ... (date=05/20 13:45:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2926.7M, current mem=2926.7M)
[05/20 13:45:34    510s] Saving preference file work/design/snn_fixed_16_2_4_4_2_placed.enc.dat/gui.pref.tcl ...
[05/20 13:45:34    510s] Saving mode setting ...
[05/20 13:45:34    510s] Saving global file ...
[05/20 13:45:34    510s] Saving Drc markers ...
[05/20 13:45:34    510s] ... No Drc file written since there is no markers found.
[05/20 13:45:34    510s] Saving special route data file in separate thread ...
[05/20 13:45:34    510s] Saving PG Conn data in separate thread ...
[05/20 13:45:34    510s] Saving placement file in separate thread ...
[05/20 13:45:34    510s] Saving route file in separate thread ...
[05/20 13:45:34    510s] Saving property file in separate thread ...
[05/20 13:45:34    510s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/20 13:45:35    510s] Save Adaptive View Pruning View Names to Binary file
[05/20 13:45:35    510s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=6766.7M) ***
[05/20 13:45:35    510s] Saving property file work/design/snn_fixed_16_2_4_4_2_placed.enc.dat/snn_fixed_16_2_4_4_2.prop
[05/20 13:45:35    510s] TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:45:35    510s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:45:35    510s] TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:45:35    510s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=6766.7M) ***
[05/20 13:45:35    510s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=6766.7M) ***
[05/20 13:45:35    510s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:45:35    510s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:45:35    510s] Saving rc congestion map work/design/snn_fixed_16_2_4_4_2_placed.enc.dat/snn_fixed_16_2_4_4_2.congmap.gz ...
[05/20 13:45:36    510s] **ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[05/20 13:45:36    510s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:45:36    510s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:45:36    510s] % Begin Save power constraints data ... (date=05/20 13:45:36, mem=2932.6M)
[05/20 13:45:36    510s] % End Save power constraints data ... (date=05/20 13:45:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2932.6M, current mem=2932.6M)
[05/20 13:45:36    510s] Generated self-contained design snn_fixed_16_2_4_4_2_placed.enc.dat
[05/20 13:45:36    510s] #% End save design ... (date=05/20 13:45:36, total cpu=0:00:01.5, real=0:00:03.0, peak res=2932.6M, current mem=2932.0M)
[05/20 13:45:36    510s] 
[05/20 13:45:36    510s] *** Summary of all messages that are not suppressed in this session:
[05/20 13:45:36    510s] Severity  ID               Count  Summary                                  
[05/20 13:45:36    510s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[05/20 13:45:36    510s] ERROR     IMPOAX-8053          2  Could not open shared library %s : %s.   
[05/20 13:45:36    510s] *** Message Summary: 0 warning(s), 3 error(s)
[05/20 13:45:36    510s] 
[05/20 13:45:36    510s] <CMD> addTieHiLo -cell scs130lp_conb_1 -prefix tieOff
[05/20 13:45:36    510s] OPERPROF: Starting DPlace-Init at level 1, MEM:6718.7M, EPOCH TIME: 1747763136.887282
[05/20 13:45:36    510s] Processing tracks to init pin-track alignment.
[05/20 13:45:36    510s] z: 1, totalTracks: 1
[05/20 13:45:36    510s] z: 3, totalTracks: 1
[05/20 13:45:36    510s] z: 5, totalTracks: 1
[05/20 13:45:36    510s] z: 7, totalTracks: 1
[05/20 13:45:36    510s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:45:36    510s] All LLGs are deleted
[05/20 13:45:36    510s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:36    510s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:36    510s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:6718.7M, EPOCH TIME: 1747763136.903427
[05/20 13:45:36    510s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:6718.7M, EPOCH TIME: 1747763136.903712
[05/20 13:45:36    510s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6718.7M, EPOCH TIME: 1747763136.908821
[05/20 13:45:36    510s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:36    510s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:36    510s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:6718.7M, EPOCH TIME: 1747763136.909917
[05/20 13:45:36    510s] Max number of tech site patterns supported in site array is 256.
[05/20 13:45:36    510s] Core basic site is unit
[05/20 13:45:36    510s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:6718.7M, EPOCH TIME: 1747763136.923664
[05/20 13:45:36    510s] After signature check, allow fast init is true, keep pre-filter is true.
[05/20 13:45:36    510s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/20 13:45:36    510s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.028, REAL:0.020, MEM:6718.7M, EPOCH TIME: 1747763136.943413
[05/20 13:45:36    510s] Fast DP-INIT is on for default
[05/20 13:45:36    510s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:45:36    510s] Atter site array init, number of instance map data is 0.
[05/20 13:45:36    510s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.054, REAL:0.038, MEM:6718.7M, EPOCH TIME: 1747763136.948126
[05/20 13:45:36    510s] 
[05/20 13:45:36    510s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:36    510s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:36    510s] 
[05/20 13:45:36    510s]  Skipping Bad Lib Cell Checking (CMU) !
[05/20 13:45:36    510s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.067, REAL:0.051, MEM:6718.7M, EPOCH TIME: 1747763136.960117
[05/20 13:45:36    510s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:6718.7M, EPOCH TIME: 1747763136.960273
[05/20 13:45:36    511s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.014, REAL:0.011, MEM:6718.7M, EPOCH TIME: 1747763136.971068
[05/20 13:45:36    511s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6718.7MB).
[05/20 13:45:36    511s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.116, REAL:0.095, MEM:6718.7M, EPOCH TIME: 1747763136.982429
[05/20 13:45:36    511s] Options: No distance constraint, No Fan-out constraint.
[05/20 13:45:36    511s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:6718.7M, EPOCH TIME: 1747763136.982670
[05/20 13:45:36    511s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.001, MEM:6718.7M, EPOCH TIME: 1747763136.983176
[05/20 13:45:37    511s] 
[05/20 13:45:37    511s] Creating Lib Analyzer ...
[05/20 13:45:37    511s] 
[05/20 13:45:37    511s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/20 13:45:37    511s] Summary for sequential cells identification: 
[05/20 13:45:37    511s]   Identified SBFF number: 53
[05/20 13:45:37    511s]   Identified MBFF number: 0
[05/20 13:45:37    511s]   Identified SB Latch number: 0
[05/20 13:45:37    511s]   Identified MB Latch number: 0
[05/20 13:45:37    511s]   Not identified SBFF number: 0
[05/20 13:45:37    511s]   Not identified MBFF number: 0
[05/20 13:45:37    511s]   Not identified SB Latch number: 0
[05/20 13:45:37    511s]   Not identified MB Latch number: 0
[05/20 13:45:37    511s]   Number of sequential cells which are not FFs: 35
[05/20 13:45:37    511s]  Visiting view : Default
[05/20 13:45:37    511s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:45:37    511s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:45:37    511s]  Visiting view : Default
[05/20 13:45:37    511s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:45:37    511s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:45:37    511s] TLC MultiMap info (StdDelay):
[05/20 13:45:37    511s]   : Delay + libSTD + 1 + no RcCorner := 31.4ps
[05/20 13:45:37    511s]   : Delay + libSTD + 1 + rc := 35.3ps
[05/20 13:45:37    511s]  Setting StdDelay to: 35.3ps
[05/20 13:45:37    511s] 
[05/20 13:45:37    511s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/20 13:45:37    511s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 11 threads.
[05/20 13:45:37    511s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/20 13:45:37    511s] Total number of usable buffers from Lib Analyzer: 11 ( scs130lp_clkbuf_1 scs130lp_buf_1 scs130lp_clkbuf_2 scs130lp_buf_2 scs130lp_clkbuf_4 scs130lp_buf_4 scs130lp_dlymetal6s2s_1 scs130lp_clkbuf_8 scs130lp_buf_8 scs130lp_clkbuf_16 scs130lp_buf_16)
[05/20 13:45:37    511s] Total number of usable inverters from Lib Analyzer: 23 ( scs130lp_inv_1 scs130lp_invlp_1 scs130lp_inv_lp scs130lp_inv_2 scs130lp_clkinv_lp2 scs130lp_clkinv_lp scs130lp_clkinv_1 scs130lp_clkinvlp_2 scs130lp_clkinv_2 scs130lp_invlp_2 scs130lp_inv_4 scs130lp_clkinvlp_4 scs130lp_clkinv_4 scs130lp_invlp_4 scs130lp_inv_8 scs130lp_clkinvlp_8 scs130lp_clkinv_8 scs130lp_bufinv_8 scs130lp_invlp_8 scs130lp_inv_16 scs130lp_clkinvlp_16 scs130lp_clkinv_16 scs130lp_bufinv_16)
[05/20 13:45:37    511s] Total number of usable delay cells from Lib Analyzer: 25 ( scs130lp_clkbuf_lp scs130lp_buflp_1 scs130lp_buf_lp scs130lp_clkbuflp_2 scs130lp_buflp_2 scs130lp_dlygate4s50_1 scs130lp_dlygate4s18_1 scs130lp_dlygate4s15_1 scs130lp_clkdlybuf4s50_1 scs130lp_clkdlybuf4s25_1 scs130lp_clkdlybuf4s18_1 scs130lp_clkdlybuf4s15_1 scs130lp_clkbuflp_4 scs130lp_dlymetal6s6s_1 scs130lp_dlymetal6s4s_1 scs130lp_clkdlybuf4s50_2 scs130lp_clkdlybuf4s25_2 scs130lp_clkdlybuf4s18_2 scs130lp_clkdlybuf4s15_2 scs130lp_buflp_4 scs130lp_clkbuflp_8 scs130lp_bufbuf_8 scs130lp_buflp_8 scs130lp_clkbuflp_16 scs130lp_bufbuf_16)
[05/20 13:45:37    511s] 
[05/20 13:45:37    511s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:32 mem=6727.8M
[05/20 13:45:37    511s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:32 mem=6727.8M
[05/20 13:45:37    511s] Creating Lib Analyzer, finished. 
[05/20 13:45:37    511s] #optDebug: Start CG creation (mem=6727.8M)
[05/20 13:45:37    511s]  ...initializing CG  maxDriveDist 1367.725000 stdCellHgt 3.330000 defLenToSkip 23.310000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 136.772000 
[05/20 13:45:37    512s] (cpu=0:00:00.1, mem=6855.9M)
[05/20 13:45:37    512s]  ...processing cgPrt (cpu=0:00:00.1, mem=6855.9M)
[05/20 13:45:37    512s]  ...processing cgEgp (cpu=0:00:00.1, mem=6855.9M)
[05/20 13:45:37    512s]  ...processing cgPbk (cpu=0:00:00.1, mem=6855.9M)
[05/20 13:45:37    512s]  ...processing cgNrb(cpu=0:00:00.1, mem=6855.9M)
[05/20 13:45:37    512s]  ...processing cgObs (cpu=0:00:00.1, mem=6855.9M)
[05/20 13:45:37    512s]  ...processing cgCon (cpu=0:00:00.1, mem=6855.9M)
[05/20 13:45:37    512s]  ...processing cgPdm (cpu=0:00:00.1, mem=6855.9M)
[05/20 13:45:37    512s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=6855.9M)
[05/20 13:45:37    512s] Re-routed 18 nets
[05/20 13:45:37    512s] INFO: Total Number of Tie Cells (scs130lp_conb_1) placed: 9  
[05/20 13:45:37    512s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:6855.9M, EPOCH TIME: 1747763137.987066
[05/20 13:45:37    512s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25694).
[05/20 13:45:37    512s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:38    512s] All LLGs are deleted
[05/20 13:45:38    512s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:38    512s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:38    512s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:6855.9M, EPOCH TIME: 1747763138.031667
[05/20 13:45:38    512s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:6855.9M, EPOCH TIME: 1747763138.031980
[05/20 13:45:38    512s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.267, REAL:0.048, MEM:6790.9M, EPOCH TIME: 1747763138.034854
[05/20 13:45:38    512s] <CMD> globalNetConnect vpwr -type pgpin -pin vpwr -inst * -all -override
[05/20 13:45:38    512s] <CMD> globalNetConnect vgnd -type pgpin -pin vgnd -inst * -all -override
[05/20 13:45:38    512s] <CMD> globalNetConnect vpwr -type pgpin -pin vpb -inst * -all -override
[05/20 13:45:38    512s] <CMD> globalNetConnect vgnd -type pgpin -pin vnb -inst * -all -override
[05/20 13:45:38    512s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[05/20 13:45:38    512s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/20 13:45:38    512s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[05/20 13:45:38    512s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[05/20 13:45:38    512s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[05/20 13:45:38    512s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/20 13:45:38    512s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[05/20 13:45:38    512s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/20 13:45:38    512s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 3
[05/20 13:45:38    512s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[05/20 13:45:38    512s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 150
[05/20 13:45:38    512s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/20 13:45:38    512s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[05/20 13:45:38    512s] <CMD> routeDesign -globalDetail
[05/20 13:45:38    512s] #% Begin routeDesign (date=05/20 13:45:38, mem=3004.8M)
[05/20 13:45:38    512s] ### Time Record (routeDesign) is installed.
[05/20 13:45:38    512s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3004.84 (MB), peak = 3303.98 (MB)
[05/20 13:45:38    512s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[05/20 13:45:38    512s] #**INFO: setDesignMode -flowEffort standard
[05/20 13:45:38    512s] #**INFO: setDesignMode -powerEffort none
[05/20 13:45:38    512s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/20 13:45:38    512s] **INFO: User settings:
[05/20 13:45:38    512s] setNanoRouteMode -drouteEndIteration           150
[05/20 13:45:38    512s] setNanoRouteMode -extractThirdPartyCompatible  false
[05/20 13:45:38    512s] setNanoRouteMode -grouteExpTdStdDelay          35.3
[05/20 13:45:38    512s] setNanoRouteMode -routeBottomRoutingLayer      3
[05/20 13:45:38    512s] setNanoRouteMode -routeInsertAntennaDiode      false
[05/20 13:45:38    512s] setNanoRouteMode -routeTopRoutingLayer         6
[05/20 13:45:38    512s] setNanoRouteMode -routeWithSiDriven            false
[05/20 13:45:38    512s] setNanoRouteMode -routeWithSiPostRouteFix      false
[05/20 13:45:38    512s] setNanoRouteMode -routeWithTimingDriven        true
[05/20 13:45:38    512s] setNanoRouteMode -timingEngine                 {}
[05/20 13:45:38    512s] setExtractRCMode -engine                       preRoute
[05/20 13:45:38    512s] setDelayCalMode -enable_high_fanout            true
[05/20 13:45:38    512s] setDelayCalMode -engine                        aae
[05/20 13:45:38    512s] setDelayCalMode -ignoreNetLoad                 false
[05/20 13:45:38    512s] setDelayCalMode -socv_accuracy_mode            low
[05/20 13:45:38    512s] setSIMode -separate_delta_delay_on_data        true
[05/20 13:45:38    512s] 
[05/20 13:45:38    512s] #rc has no qx tech file defined
[05/20 13:45:38    512s] #No active RC corner or QRC tech file is missing.
[05/20 13:45:38    512s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/20 13:45:38    512s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/20 13:45:38    512s] OPERPROF: Starting checkPlace at level 1, MEM:6790.9M, EPOCH TIME: 1747763138.180128
[05/20 13:45:38    512s] Processing tracks to init pin-track alignment.
[05/20 13:45:38    512s] z: 1, totalTracks: 1
[05/20 13:45:38    512s] z: 3, totalTracks: 1
[05/20 13:45:38    512s] z: 5, totalTracks: 1
[05/20 13:45:38    512s] z: 7, totalTracks: 1
[05/20 13:45:38    512s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:45:38    512s] All LLGs are deleted
[05/20 13:45:38    512s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:38    512s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:38    512s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:6790.9M, EPOCH TIME: 1747763138.193326
[05/20 13:45:38    512s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:6790.9M, EPOCH TIME: 1747763138.193530
[05/20 13:45:38    512s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6790.9M, EPOCH TIME: 1747763138.194255
[05/20 13:45:38    512s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:38    512s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:38    512s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:6790.9M, EPOCH TIME: 1747763138.195273
[05/20 13:45:38    512s] Max number of tech site patterns supported in site array is 256.
[05/20 13:45:38    512s] Core basic site is unit
[05/20 13:45:38    512s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:6790.9M, EPOCH TIME: 1747763138.196015
[05/20 13:45:38    512s] After signature check, allow fast init is false, keep pre-filter is true.
[05/20 13:45:38    512s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/20 13:45:38    512s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.026, REAL:0.018, MEM:6790.9M, EPOCH TIME: 1747763138.214389
[05/20 13:45:38    512s] SiteArray: non-trimmed site array dimensions = 210 x 2099
[05/20 13:45:38    512s] SiteArray: use 2,420,736 bytes
[05/20 13:45:38    512s] SiteArray: current memory after site array memory allocation 6790.9M
[05/20 13:45:38    512s] SiteArray: FP blocked sites are writable
[05/20 13:45:38    512s] SiteArray: number of non floorplan blocked sites for llg default is 440790
[05/20 13:45:38    512s] Atter site array init, number of instance map data is 0.
[05/20 13:45:38    512s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.131, REAL:0.032, MEM:6790.9M, EPOCH TIME: 1747763138.227516
[05/20 13:45:38    512s] 
[05/20 13:45:38    512s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:45:38    512s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:45:38    512s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.134, REAL:0.035, MEM:6790.9M, EPOCH TIME: 1747763138.229310
[05/20 13:45:38    512s] Begin checking placement ... (start mem=6790.9M, init mem=6790.9M)
[05/20 13:45:38    512s] Begin checking exclusive groups violation ...
[05/20 13:45:38    512s] There are 0 groups to check, max #box is 0, total #box is 0
[05/20 13:45:38    512s] Finished checking exclusive groups violations. Found 0 Vio.
[05/20 13:45:38    512s] 
[05/20 13:45:38    512s] Running CheckPlace using 24 threads!...
[05/20 13:45:38    513s] 
[05/20 13:45:38    513s] ...checkPlace MT is done!
[05/20 13:45:38    513s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee3d20.
[05/20 13:45:38    513s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 2 out of 3 thread pools are available.
[05/20 13:45:38    513s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6758.9M, EPOCH TIME: 1747763138.326822
[05/20 13:45:38    513s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.017, REAL:0.017, MEM:6758.9M, EPOCH TIME: 1747763138.343836
[05/20 13:45:38    513s] *info: Placed = 25694          (Fixed = 4346)
[05/20 13:45:38    513s] *info: Unplaced = 0           
[05/20 13:45:38    513s] Placement Density:40.42%(281959/697612)
[05/20 13:45:38    513s] Placement Density (including fixed std cells):41.01%(288906/704559)
[05/20 13:45:38    513s] All LLGs are deleted
[05/20 13:45:38    513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25694).
[05/20 13:45:38    513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:38    513s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:6758.9M, EPOCH TIME: 1747763138.351501
[05/20 13:45:38    513s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:6758.9M, EPOCH TIME: 1747763138.351687
[05/20 13:45:38    513s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:38    513s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:45:38    513s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=6758.9M)
[05/20 13:45:38    513s] OPERPROF: Finished checkPlace at level 1, CPU:0.622, REAL:0.173, MEM:6758.9M, EPOCH TIME: 1747763138.353041
[05/20 13:45:38    513s] Turning off fast DC mode.
[05/20 13:45:38    513s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/20 13:45:38    513s] 
[05/20 13:45:38    513s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/20 13:45:38    513s] *** Changed status on (0) nets in Clock.
[05/20 13:45:38    513s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=6749.4M) ***
[05/20 13:45:38    513s] % Begin globalDetailRoute (date=05/20 13:45:38, mem=2744.4M)
[05/20 13:45:38    513s] 
[05/20 13:45:38    513s] globalDetailRoute
[05/20 13:45:38    513s] 
[05/20 13:45:38    513s] #Start globalDetailRoute on Tue May 20 13:45:38 2025
[05/20 13:45:38    513s] #
[05/20 13:45:38    513s] ### Time Record (globalDetailRoute) is installed.
[05/20 13:45:38    513s] ### Time Record (Pre Callback) is installed.
[05/20 13:45:38    513s] ### Time Record (Pre Callback) is uninstalled.
[05/20 13:45:38    513s] ### Time Record (DB Import) is installed.
[05/20 13:45:38    513s] ### Time Record (Timing Data Generation) is installed.
[05/20 13:45:38    513s] #Generating timing data, please wait...
[05/20 13:45:38    513s] #26980 total nets, 26980 already routed, 26980 will ignore in trialRoute
[05/20 13:45:38    513s] ### run_trial_route starts on Tue May 20 13:45:38 2025 with memory = 2744.72 (MB), peak = 3303.98 (MB)
[05/20 13:45:38    513s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/20 13:45:38    513s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/20 13:45:38    513s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[05/20 13:45:38    513s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/20 13:45:38    513s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB
[05/20 13:45:38    513s] ### dump_timing_file starts on Tue May 20 13:45:38 2025 with memory = 2746.86 (MB), peak = 3303.98 (MB)
[05/20 13:45:38    513s] ### extractRC starts on Tue May 20 13:45:38 2025 with memory = 2746.86 (MB), peak = 3303.98 (MB)
[05/20 13:45:38    513s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/20 13:45:38    513s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/20 13:45:39    513s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.2 GB
[05/20 13:45:39    513s] #Dump tif for version 2.1
[05/20 13:45:40    514s] End AAE Lib Interpolated Model. (MEM=6619.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net rst_n is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[05/20 13:45:40    514s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[05/20 13:45:40    514s] To increase the message display limit, refer to the product command reference manual.
[05/20 13:45:40    524s] Total number of fetched objects 26980
[05/20 13:45:40    524s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[05/20 13:45:40    524s] End delay calculation. (MEM=7655.83 CPU=0:00:08.1 REAL=0:00:00.0)
[05/20 13:45:43    529s] #Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:05, memory = 2786.07 (MB), peak = 3303.98 (MB)
[05/20 13:45:43    529s] ### dump_timing_file cpu:00:00:16, real:00:00:05, mem:2.7 GB, peak:3.2 GB
[05/20 13:45:43    529s] #Done generating timing data.
[05/20 13:45:43    529s] ### Time Record (Timing Data Generation) is uninstalled.
[05/20 13:45:43    529s] ### info: trigger incremental cell import ( 740 new cells ).
[05/20 13:45:43    529s] ### info: trigger incremental reloading library data ( #cell = 740 ).
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_0 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_0 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_lp does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_lp does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111o_m does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111o_m does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111oi_0 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111oi_0 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111oi_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111oi_1 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111oi_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111oi_2 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vnb in CELL_VIEW scs130lp_a2111oi_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (NRDB-733) PIN vpb in CELL_VIEW scs130lp_a2111oi_4 does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[05/20 13:45:44    529s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/20 13:45:44    529s] #To increase the message display limit, refer to the product command reference manual.
[05/20 13:45:44    529s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[05/20 13:45:44    530s] ### Net info: total nets: 27127
[05/20 13:45:44    530s] ### Net info: dirty nets: 18
[05/20 13:45:44    530s] ### Net info: marked as disconnected nets: 0
[05/20 13:45:44    530s] #num needed restored net=0
[05/20 13:45:44    530s] #need_extraction net=0 (total=27127)
[05/20 13:45:44    530s] ### Net info: fully routed nets: 0
[05/20 13:45:44    530s] ### Net info: trivial (< 2 pins) nets: 147
[05/20 13:45:44    530s] ### Net info: unrouted nets: 26980
[05/20 13:45:44    530s] ### Net info: re-extraction nets: 0
[05/20 13:45:44    530s] ### Net info: ignored nets: 0
[05/20 13:45:44    530s] ### Net info: skip routing nets: 0
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5257 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5256 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5256 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5256 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5255 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5255 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5254 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5254 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5253 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5253 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5252 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5251 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5251 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5250 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5250 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5249 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5249 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5248 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5248 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:45:44    530s] #WARNING (NRDB-629) Message (NRDB-ot route PIN vpb of INST g5248 for NET vpwray limit of 20 not have ase the message display limit, refer to the product command reference manual.
[05/20 13:45:44    530s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[05/20 13:45:44    530s] #To increase the message display limit, refer to the product command reference manual.
[05/20 13:45:44    530s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[05/20 13:45:44    530s] #To increase the message display limit, refer to the product command reference manual.
[05/20 13:45:44    530s] #Start reading timing information from file .timing_file_783287.tif.gz ...
[05/20 13:45:44    530s] #Read in timing information for 8 ports, 21348 instances from timing file .timing_file_783287.tif.gz.
[05/20 13:45:44    530s] ### import design signature (2): route=1959384895 fixed_route=1959384895 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=582052586 dirty_area=0 del_dirty_area=0 cell=355196249 placement=1621211031 pin_access=1 inst_pattern=1 via=1482772860 routing_via=1
[05/20 13:45:44    530s] ### Time Record (DB Import) is uninstalled.
[05/20 13:45:44    530s] #NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
[05/20 13:45:44    530s] #RTESIG:78da95d03f4fc330100570663ec5c9ed10a4b6dc9de3c45991580155c05ab9c44923a58e
[05/20 13:45:44    530s] #       143b03df1e4b4c45217fbcfaa7a7776fb3fd7c3e82603a50b1f7a8f489e0e5c89288e41e
[05/20 13:45:44    530s] #       53928f4ca7f8f5f124ee37dbd7b7f75c43655a6f2139775dbb83f2db996bf305a5adccd0
[05/20 13:45:44    530s] #       06f03684c6d50fbf9a6501a41092c6055bdb7e0783b7fd1f2411d764a6998499c4224dd7
[05/20 13:45:44    530s] #       241292bcf5239971100da11f96669292eb78be86ab3c03a90e71baf820a9dace84f1da19
[05/20 13:45:44    530s] #       2eb82dd3388ff282404e0f1f4d06e2d2d41701890f7dfc1977ba40103e18579abe8cd6ba
[05/20 13:45:44    530s] #       e1fa9f2410ae73764a3121cf1ec0c4ea66e351a319b2e9239931569a3e309a058518d325
[05/20 13:45:44    530s] #       68aaf5dd0f81de2811
[05/20 13:45:44    530s] #
[05/20 13:45:44    530s] ### Time Record (Data Preparation) is installed.
[05/20 13:45:44    530s] #RTESIG:78da95d13d4fc330100660667ec5c9ed10a4b6f8ceb163af48ac802a60ad0c71d248a923
[05/20 13:45:44    530s] #       c5cec0bfc782a928e4c3ab1fbd7eefbcd9be3f1e81111ed0ec0397fa84f07424818862cf
[05/20 13:45:44    530s] #       7314f784a774f5f6c06e37dbe797d7424365dbe020fbe8ba7607e597b797e6134a57d9a1
[05/20 13:45:44    530s] #       8d105c8c8dafef7e3509032839648d8fae76fd0e86e0fa3f4870be2633570266124d9eaf
[05/20 13:45:44    530s] #       49448ee2da8f64a6856888fdb03413a558c78b355c160a843ca4d5a50359d576368ed756
[05/20 13:45:44    530s] #       7cc16c4af37954180431bdf86414b073539f196421f6e966dc69c38185687d69fb3259e7
[05/20 13:45:44    530s] #       87cb7f1281f9cebb49658404f633c1f4c3849c6627252479f519a34613a8e96d10f1d47d
[05/20 13:45:44    530s] #       a6102d29443c5f82a65adf7c030c4f34c7
[05/20 13:45:44    530s] #
[05/20 13:45:44    530s] ### Time Record (Data Preparation) is uninstalled.
[05/20 13:45:44    530s] ### Time Record (Global Routing) is installed.
[05/20 13:45:44    530s] ### Time Record (Global Routing) is uninstalled.
[05/20 13:45:44    530s] #Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
[05/20 13:45:44    530s] #Total number of routable nets = 26982.
[05/20 13:45:44    530s] #Total number of nets in the design = 27127.
[05/20 13:45:44    530s] #26982 routable nets do not have any wires.
[05/20 13:45:44    530s] #26982 nets will be global routed.
[05/20 13:45:44    530s] #Using multithreading with 24 threads.
[05/20 13:45:44    530s] ### Time Record (Data Preparation) is installed.
[05/20 13:45:44    530s] #Start routing data preparation on Tue May 20 13:45:44 2025
[05/20 13:45:44    530s] #
[05/20 13:45:44    530s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 met5 
[05/20 13:45:44    530s] #WARNING (NRDB-776) No default up VIA for LAYER met5 in RULE LEF_DEFAULT.
[05/20 13:45:44    530s] #WARNING (NRDB-777) No default down VIA for LAYER rdl in RULE LEF_DEFAULT.
[05/20 13:45:44    530s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:45:44    530s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:45:44    530s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:45:44    530s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:45:44    530s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:45:44    530s] #Build and mark too close pins for the same net.
[05/20 13:45:44    530s] ### Time Record (Cell Pin Access) is installed.
[05/20 13:45:44    530s] #Rebuild pin access data for design.
[05/20 13:45:44    530s] #Initial pin access analysis.
[05/20 13:45:44    531s] #Detail pin access analysis.
[05/20 13:45:44    531s] ### Time Record (Cell Pin Access) is uninstalled.
[05/20 13:45:45    532s] # li           V   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3400
[05/20 13:45:45    532s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[05/20 13:45:45    532s] # met2         V   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3400
[05/20 13:45:45    532s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[05/20 13:45:45    532s] # met4         V   Track-Pitch = 0.6800    Line-2-Via Pitch = 0.6150
[05/20 13:45:45    532s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[05/20 13:45:45    532s] # rdl          V   Track-Pitch = 20.0000    Line-2-Via Pitch = 20.0000
[05/20 13:45:45    532s] #Bottom routing layer index=3(met2), bottom routing layer for shielding=3(met2), bottom shield layer=3(met2)
[05/20 13:45:45    532s] #shield_bottom_stripe_layer=1(li), shield_top_stripe_layer=6(met5)
[05/20 13:45:45    532s] #pin_access_rlayer=2(met1)
[05/20 13:45:45    532s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=3
[05/20 13:45:45    532s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/20 13:45:45    532s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2887.06 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    532s] #Regenerating Ggrids automatically.
[05/20 13:45:45    532s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.3500.
[05/20 13:45:45    532s] #Using automatically generated G-grids.
[05/20 13:45:45    532s] #Done routing data preparation.
[05/20 13:45:45    532s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2890.32 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    532s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:45:45    532s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:45:45    532s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:45:45    532s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:45:45    532s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] #Connectivity extraction summary:
[05/20 13:45:45    532s] #26982 (99.47%) nets are without wires.
[05/20 13:45:45    532s] #145 nets are fixed|skipped|trivial (not extracted).
[05/20 13:45:45    532s] #Total number of nets = 27127.
[05/20 13:45:45    532s] ### Total number of dirty nets = 2.
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] #Finished routing data preparation on Tue May 20 13:45:45 2025
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] #Cpu time = 00:00:02
[05/20 13:45:45    532s] #Elapsed time = 00:00:01
[05/20 13:45:45    532s] #Increased memory = 19.46 (MB)
[05/20 13:45:45    532s] #Total memory = 2890.43 (MB)
[05/20 13:45:45    532s] #Peak memory = 3693.19 (MB)
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] ### Time Record (Data Preparation) is uninstalled.
[05/20 13:45:45    532s] ### Time Record (Global Routing) is installed.
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] #Start global routing on Tue May 20 13:45:45 2025
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] #Start global routing initialization on Tue May 20 13:45:45 2025
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] #Number of eco nets is 0
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] #Start global routing data preparation on Tue May 20 13:45:45 2025
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] ### build_merged_routing_blockage_rect_list starts on Tue May 20 13:45:45 2025 with memory = 2890.43 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    532s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:45    532s] #Start routing resource analysis on Tue May 20 13:45:45 2025
[05/20 13:45:45    532s] #
[05/20 13:45:45    532s] ### init_is_bin_blocked starts on Tue May 20 13:45:45 2025 with memory = 2890.43 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    532s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --0.99 [24]--
[05/20 13:45:45    532s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue May 20 13:45:45 2025 with memory = 2893.06 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --6.11 [24]--
[05/20 13:45:45    533s] ### adjust_flow_cap starts on Tue May 20 13:45:45 2025 with memory = 2894.53 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.51 [24]--
[05/20 13:45:45    533s] ### adjust_flow_per_partial_route_obs starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --0.99 [24]--
[05/20 13:45:45    533s] ### set_via_blocked starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.69 [24]--
[05/20 13:45:45    533s] ### copy_flow starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.65 [24]--
[05/20 13:45:45    533s] #Routing resource analysis is done on Tue May 20 13:45:45 2025
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] ### report_flow_cap starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] #  Resource Analysis:
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/20 13:45:45    533s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/20 13:45:45    533s] #  --------------------------------------------------------------
[05/20 13:45:45    533s] #  met2           V        2892          11       26190     0.00%
[05/20 13:45:45    533s] #  met3           H        1159           0       26190     0.00%
[05/20 13:45:45    533s] #  met4           V        1492           1       26190     0.00%
[05/20 13:45:45    533s] #  met5           H         193           0       26190     0.00%
[05/20 13:45:45    533s] #  --------------------------------------------------------------
[05/20 13:45:45    533s] #  Total                   5737       0.10%      104760     0.00%
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.13 [24]--
[05/20 13:45:45    533s] ### analyze_m2_tracks starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --0.99 [24]--
[05/20 13:45:45    533s] ### report_initial_resource starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --0.98 [24]--
[05/20 13:45:45    533s] ### mark_pg_pins_accessibility starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:45    533s] ### set_net_region starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] #Global routing data preparation is done on Tue May 20 13:45:45 2025
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] ### prepare_level starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### init level 1 starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:45    533s] ### Level 1 hgrid = 194 X 135
[05/20 13:45:45    533s] ### init level 2 starts on Tue May 20 13:45:45 2025 with memory = 2895.90 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.66 [24]--
[05/20 13:45:45    533s] ### Level 2 hgrid = 49 X 34  (large_net only)
[05/20 13:45:45    533s] ### init level 3 starts on Tue May 20 13:45:45 2025 with memory = 2896.93 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.13 [24]--
[05/20 13:45:45    533s] ### Level 3 hgrid = 13 X 9  (large_net only)
[05/20 13:45:45    533s] ### prepare_level_flow starts on Tue May 20 13:45:45 2025 with memory = 2897.16 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### init_flow_edge starts on Tue May 20 13:45:45 2025 with memory = 2897.16 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.54 [24]--
[05/20 13:45:45    533s] ### init_flow_edge starts on Tue May 20 13:45:45 2025 with memory = 2897.16 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.84 [24]--
[05/20 13:45:45    533s] ### init_flow_edge starts on Tue May 20 13:45:45 2025 with memory = 2897.23 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.14 [24]--
[05/20 13:45:45    533s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.49 [24]--
[05/20 13:45:45    533s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.43 [24]--
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] #Global routing initialization is done on Tue May 20 13:45:45 2025
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.23 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] ### routing large nets 
[05/20 13:45:45    533s] #start global routing iteration 1...
[05/20 13:45:45    533s] ### init_flow_edge starts on Tue May 20 13:45:45 2025 with memory = 2897.23 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.14 [24]--
[05/20 13:45:45    533s] ### routing at level 3 (topmost level) iter 0
[05/20 13:45:45    533s] ### Uniform Hboxes (3x2)
[05/20 13:45:45    533s] ### routing at level 2 iter 0 for 0 hboxes
[05/20 13:45:45    533s] ### Uniform Hboxes (12x8)
[05/20 13:45:45    533s] ### routing at level 1 iter 0 for 0 hboxes
[05/20 13:45:45    533s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2903.77 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] #
[05/20 13:45:45    533s] #start global routing iteration 2...
[05/20 13:45:45    533s] ### init_flow_edge starts on Tue May 20 13:45:45 2025 with memory = 2905.02 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --1.39 [24]--
[05/20 13:45:45    533s] ### cal_flow starts on Tue May 20 13:45:45 2025 with memory = 2903.77 (MB), peak = 3693.19 (MB)
[05/20 13:45:45    533s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.6 GB --0.99 [24]--
[05/20 13:45:45    533s] ### routing at level 1 (topmost level) iter 0
[05/20 13:45:47    535s] ### measure_qor starts on Tue May 20 13:45:47 2025 with memory = 2968.73 (MB), peak = 3693.19 (MB)
[05/20 13:45:47    535s] ### measure_congestion starts on Tue May 20 13:45:47 2025 with memory = 2968.73 (MB), peak = 3693.19 (MB)
[05/20 13:45:47    535s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:47    535s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --3.94 [24]--
[05/20 13:45:47    535s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2924.79 (MB), peak = 3693.19 (MB)
[05/20 13:45:47    535s] #
[05/20 13:45:47    535s] #start global routing iteration 3...
[05/20 13:45:47    535s] ### routing at level 1 (topmost level) iter 1
[05/20 13:45:50    538s] ### measure_qor starts on Tue May 20 13:45:50 2025 with memory = 2979.32 (MB), peak = 3693.19 (MB)
[05/20 13:45:50    538s] ### measure_congestion starts on Tue May 20 13:45:50 2025 with memory = 2979.32 (MB), peak = 3693.19 (MB)
[05/20 13:45:50    538s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:50    538s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --3.28 [24]--
[05/20 13:45:50    538s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2928.23 (MB), peak = 3693.19 (MB)
[05/20 13:45:50    538s] #
[05/20 13:45:50    538s] #start global routing iteration 4...
[05/20 13:45:51    539s] ### routing at level 1 (topmost level) iter 2
[05/20 13:45:54    542s] ### measure_qor starts on Tue May 20 13:45:54 2025 with memory = 2981.47 (MB), peak = 3693.19 (MB)
[05/20 13:45:54    542s] ### measure_congestion starts on Tue May 20 13:45:54 2025 with memory = 2981.47 (MB), peak = 3693.19 (MB)
[05/20 13:45:54    542s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:54    542s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --2.85 [24]--
[05/20 13:45:54    542s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2929.31 (MB), peak = 3693.19 (MB)
[05/20 13:45:54    542s] #
[05/20 13:45:54    542s] #start global routing iteration 5...
[05/20 13:45:54    542s] ### routing at level 1 (topmost level) iter 3
[05/20 13:45:57    545s] ### measure_qor starts on Tue May 20 13:45:57 2025 with memory = 2981.10 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### measure_congestion starts on Tue May 20 13:45:57 2025 with memory = 2981.10 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --0.99 [24]--
[05/20 13:45:57    545s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --3.16 [24]--
[05/20 13:45:57    545s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2930.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] ### route_end starts on Tue May 20 13:45:57 2025 with memory = 2930.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] #Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
[05/20 13:45:57    545s] #Total number of routable nets = 26982.
[05/20 13:45:57    545s] #Total number of nets in the design = 27127.
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] #26982 routable nets have routed wires.
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] #Routed nets constraints summary:
[05/20 13:45:57    545s] #-----------------------------
[05/20 13:45:57    545s] #        Rules   Unconstrained  
[05/20 13:45:57    545s] #-----------------------------
[05/20 13:45:57    545s] #      Default           26982  
[05/20 13:45:57    545s] #-----------------------------
[05/20 13:45:57    545s] #        Total           26982  
[05/20 13:45:57    545s] #-----------------------------
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] #Routing constraints summary of the whole design:
[05/20 13:45:57    545s] #-----------------------------
[05/20 13:45:57    545s] #        Rules   Unconstrained  
[05/20 13:45:57    545s] #-----------------------------
[05/20 13:45:57    545s] #      Default           26982  
[05/20 13:45:57    545s] #-----------------------------
[05/20 13:45:57    545s] #        Total           26982  
[05/20 13:45:57    545s] #-----------------------------
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] ### adjust_flow_per_partial_route_obs starts on Tue May 20 13:45:57 2025 with memory = 2930.88 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.04 [24]--
[05/20 13:45:57    545s] ### cal_base_flow starts on Tue May 20 13:45:57 2025 with memory = 2930.91 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### init_flow_edge starts on Tue May 20 13:45:57 2025 with memory = 2930.91 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.31 [24]--
[05/20 13:45:57    545s] ### cal_flow starts on Tue May 20 13:45:57 2025 with memory = 2930.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:57    545s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.01 [24]--
[05/20 13:45:57    545s] ### report_overcon starts on Tue May 20 13:45:57 2025 with memory = 2930.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] #                 OverCon       OverCon       OverCon       OverCon          
[05/20 13:45:57    545s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[05/20 13:45:57    545s] #     Layer         (1-4)         (5-9)       (10-13)       (14-18)   OverCon  Flow/Cap
[05/20 13:45:57    545s] #  ----------------------------------------------------------------------------------------
[05/20 13:45:57    545s] #  met2       1981(7.56%)     85(0.32%)      4(0.02%)      2(0.01%)   (7.91%)     0.50  
[05/20 13:45:57    545s] #  met3         35(0.13%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.13%)     0.32  
[05/20 13:45:57    545s] #  met4         78(0.30%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.30%)     0.16  
[05/20 13:45:57    545s] #  met5          9(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)     0.05  
[05/20 13:45:57    545s] #  ----------------------------------------------------------------------------------------
[05/20 13:45:57    545s] #     Total   2103(2.01%)     85(0.08%)      4(0.00%)      2(0.00%)   (2.09%)
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 18
[05/20 13:45:57    545s] #  Overflow after GR: 0.04% H + 2.05% V
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:57    545s] ### cal_base_flow starts on Tue May 20 13:45:57 2025 with memory = 2930.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### init_flow_edge starts on Tue May 20 13:45:57 2025 with memory = 2930.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.37 [24]--
[05/20 13:45:57    545s] ### cal_flow starts on Tue May 20 13:45:57 2025 with memory = 2930.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:57    545s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.01 [24]--
[05/20 13:45:57    545s] ### generate_cong_map_content starts on Tue May 20 13:45:57 2025 with memory = 2930.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### Sync with Inovus CongMap starts on Tue May 20 13:45:57 2025 with memory = 2931.00 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] #Hotspot report including placement blocked areas
[05/20 13:45:57    545s] OPERPROF: Starting HotSpotCal at level 1, MEM:6728.8M, EPOCH TIME: 1747763157.252035
[05/20 13:45:57    545s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/20 13:45:57    545s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[05/20 13:45:57    545s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/20 13:45:57    545s] [hotspot] |     met2(V)    |             37.67 |            395.22 |   759.24    13.31   852.48   119.88 |
[05/20 13:45:57    545s] [hotspot] |     met3(H)    |              5.11 |              7.33 |   692.63   306.36   732.60   333.00 |
[05/20 13:45:57    545s] [hotspot] |     met4(V)    |              0.44 |              0.89 |   679.32   293.04   705.96   319.68 |
[05/20 13:45:57    545s] [hotspot] |     met5(H)    |              1.33 |              6.67 |   119.88    53.27   146.52    79.92 |
[05/20 13:45:57    545s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/20 13:45:57    545s] [hotspot] |      worst     |   (met2)    37.67 |   (met2)   395.22 |                                     |
[05/20 13:45:57    545s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/20 13:45:57    545s] [hotspot] |   all layers   |             29.33 |            238.33 |                                     |
[05/20 13:45:57    545s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[05/20 13:45:57    545s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 29.33, normalized total congestion hotspot area = 238.33 (area is in unit of 4 std-cell row bins)
[05/20 13:45:57    545s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 29.33/238.33 (area is in unit of 4 std-cell row bins)
[05/20 13:45:57    545s] [hotspot] max/total 29.33/238.33, big hotspot (>10) total 237.89
[05/20 13:45:57    545s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[05/20 13:45:57    545s] [hotspot] +-----+-------------------------------------+---------------+
[05/20 13:45:57    545s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/20 13:45:57    545s] [hotspot] +-----+-------------------------------------+---------------+
[05/20 13:45:57    545s] [hotspot] |  1  |   426.24   386.28   492.84   506.16 |       27.56   |
[05/20 13:45:57    545s] [hotspot] +-----+-------------------------------------+---------------+
[05/20 13:45:57    545s] [hotspot] |  2  |   772.56    26.64   852.48   106.56 |       26.00   |
[05/20 13:45:57    545s] [hotspot] +-----+-------------------------------------+---------------+
[05/20 13:45:57    545s] [hotspot] |  3  |   666.00   279.72   745.91   359.63 |       25.22   |
[05/20 13:45:57    545s] [hotspot] +-----+-------------------------------------+---------------+
[05/20 13:45:57    545s] [hotspot] |  4  |   452.88   586.08   519.48   679.32 |       25.22   |
[05/20 13:45:57    545s] [hotspot] +-----+-------------------------------------+---------------+
[05/20 13:45:57    545s] [hotspot] |  5  |   106.56    39.95   173.16   133.19 |       22.78   |
[05/20 13:45:57    545s] [hotspot] +-----+-------------------------------------+---------------+
[05/20 13:45:57    545s] Top 5 hotspots total area: 126.78
[05/20 13:45:57    545s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.124, REAL:0.085, MEM:6728.8M, EPOCH TIME: 1747763157.336742
[05/20 13:45:57    545s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.45 [24]--
[05/20 13:45:57    545s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.48 [24]--
[05/20 13:45:57    545s] ### update starts on Tue May 20 13:45:57 2025 with memory = 2928.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] #Complete Global Routing.
[05/20 13:45:57    545s] #Total wire length = 533808 um.
[05/20 13:45:57    545s] #Total half perimeter of net bounding box = 547675 um.
[05/20 13:45:57    545s] #Total wire length on LAYER li = 0 um.
[05/20 13:45:57    545s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:45:57    545s] #Total wire length on LAYER met2 = 183260 um.
[05/20 13:45:57    545s] #Total wire length on LAYER met3 = 223388 um.
[05/20 13:45:57    545s] #Total wire length on LAYER met4 = 119432 um.
[05/20 13:45:57    545s] #Total wire length on LAYER met5 = 7728 um.
[05/20 13:45:57    545s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:45:57    545s] #Total number of vias = 205652
[05/20 13:45:57    545s] #Up-Via Summary (total 205652):
[05/20 13:45:57    545s] #           
[05/20 13:45:57    545s] #-----------------------
[05/20 13:45:57    545s] # li              75904
[05/20 13:45:57    545s] # met1            68497
[05/20 13:45:57    545s] # met2            47306
[05/20 13:45:57    545s] # met3            13137
[05/20 13:45:57    545s] # met4              808
[05/20 13:45:57    545s] #-----------------------
[05/20 13:45:57    545s] #                205652 
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] ### update cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --2.94 [24]--
[05/20 13:45:57    545s] ### report_overcon starts on Tue May 20 13:45:57 2025 with memory = 2928.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --0.99 [24]--
[05/20 13:45:57    545s] ### report_overcon starts on Tue May 20 13:45:57 2025 with memory = 2928.60 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] #Max overcon = 18 tracks.
[05/20 13:45:57    545s] #Total overcon = 2.09%.
[05/20 13:45:57    545s] #Worst layer Gcell overcon rate = 7.91%.
[05/20 13:45:57    545s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.00 [24]--
[05/20 13:45:57    545s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.34 [24]--
[05/20 13:45:57    545s] ### global_route design signature (5): route=274618781 net_attr=1732130328
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] #Global routing statistics:
[05/20 13:45:57    545s] #Cpu time = 00:00:13
[05/20 13:45:57    545s] #Elapsed time = 00:00:12
[05/20 13:45:57    545s] #Increased memory = 37.77 (MB)
[05/20 13:45:57    545s] #Total memory = 2928.20 (MB)
[05/20 13:45:57    545s] #Peak memory = 3693.19 (MB)
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] #Finished global routing on Tue May 20 13:45:57 2025
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] #
[05/20 13:45:57    545s] ### Time Record (Global Routing) is uninstalled.
[05/20 13:45:57    545s] ### Time Record (Data Preparation) is installed.
[05/20 13:45:57    545s] ### Time Record (Data Preparation) is uninstalled.
[05/20 13:45:57    545s] ### track-assign external-init starts on Tue May 20 13:45:57 2025 with memory = 2925.24 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### Time Record (Track Assignment) is installed.
[05/20 13:45:57    545s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:45:57    545s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:45:57    545s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:45:57    545s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:45:57    545s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:45:57    545s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:45:57    545s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:45:57    545s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:45:57    545s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:45:57    545s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:45:57    545s] ### Time Record (Track Assignment) is uninstalled.
[05/20 13:45:57    545s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.30 [24]--
[05/20 13:45:57    545s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2925.18 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### track-assign engine-init starts on Tue May 20 13:45:57 2025 with memory = 2925.18 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    545s] ### Time Record (Track Assignment) is installed.
[05/20 13:45:57    545s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:45:57    545s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:45:57    545s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:45:57    545s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:45:57    545s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:45:57    546s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.6 GB --1.15 [24]--
[05/20 13:45:57    546s] ### track-assign core-engine starts on Tue May 20 13:45:57 2025 with memory = 2925.24 (MB), peak = 3693.19 (MB)
[05/20 13:45:57    546s] #Start Track Assignment.
[05/20 13:45:58    547s] #Done with 30227 horizontal wires in 5 hboxes and 39163 vertical wires in 7 hboxes.
[05/20 13:45:59    549s] #Done with 10046 horizontal wires in 5 hboxes and 6542 vertical wires in 7 hboxes.
[05/20 13:45:59    549s] #Done with 5 horizontal wires in 5 hboxes and 7 vertical wires in 7 hboxes.
[05/20 13:45:59    549s] #
[05/20 13:45:59    549s] #Track assignment summary:
[05/20 13:45:59    549s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/20 13:45:59    549s] #------------------------------------------------------------------------
[05/20 13:45:59    549s] # met2      179073.28 	  0.11%  	  0.00% 	  0.00%
[05/20 13:45:59    549s] # met3      221943.35 	  0.27%  	  0.00% 	  0.00%
[05/20 13:45:59    549s] # met4      118665.95 	  0.08%  	  0.00% 	  0.00%
[05/20 13:45:59    549s] # met5        8220.62 	  0.01%  	  0.00% 	  0.00%
[05/20 13:45:59    549s] #------------------------------------------------------------------------
[05/20 13:45:59    549s] # All      527903.20  	  0.17% 	  0.00% 	  0.00%
[05/20 13:45:59    549s] #Complete Track Assignment.
[05/20 13:45:59    549s] #Total wire length = 517761 um.
[05/20 13:45:59    549s] #Total half perimeter of net bounding box = 547675 um.
[05/20 13:45:59    549s] #Total wire length on LAYER li = 0 um.
[05/20 13:45:59    549s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:45:59    549s] #Total wire length on LAYER met2 = 177121 um.
[05/20 13:45:59    549s] #Total wire length on LAYER met3 = 215983 um.
[05/20 13:45:59    549s] #Total wire length on LAYER met4 = 117125 um.
[05/20 13:45:59    549s] #Total wire length on LAYER met5 = 7531 um.
[05/20 13:45:59    549s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:45:59    549s] #Total number of vias = 205652
[05/20 13:45:59    549s] #Up-Via Summary (total 205652):
[05/20 13:45:59    549s] #           
[05/20 13:45:59    549s] #-----------------------
[05/20 13:45:59    549s] # li              75904
[05/20 13:45:59    549s] # met1            68497
[05/20 13:45:59    549s] # met2            47306
[05/20 13:45:59    549s] # met3            13137
[05/20 13:45:59    549s] # met4              808
[05/20 13:45:59    549s] #-----------------------
[05/20 13:45:59    549s] #                205652 
[05/20 13:45:59    549s] #
[05/20 13:45:59    549s] ### track_assign design signature (8): route=2138904151
[05/20 13:45:59    549s] ### track-assign core-engine cpu:00:00:04, real:00:00:02, mem:2.9 GB, peak:3.6 GB --2.12 [24]--
[05/20 13:45:59    549s] ### Time Record (Track Assignment) is uninstalled.
[05/20 13:45:59    550s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 2923.97 (MB), peak = 3693.19 (MB)
[05/20 13:45:59    550s] #
[05/20 13:45:59    550s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/20 13:45:59    550s] #Cpu time = 00:00:19
[05/20 13:45:59    550s] #Elapsed time = 00:00:15
[05/20 13:45:59    550s] #Increased memory = 53.49 (MB)
[05/20 13:45:59    550s] #Total memory = 2923.97 (MB)
[05/20 13:45:59    550s] #Peak memory = 3693.19 (MB)
[05/20 13:45:59    550s] #Using multithreading with 24 threads.
[05/20 13:45:59    550s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:45:59    550s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:45:59    550s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:45:59    550s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:45:59    550s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:45:59    550s] ### Time Record (Detail Routing) is installed.
[05/20 13:45:59    550s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:45:59    550s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:45:59    550s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:45:59    550s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:45:59    550s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:45:59    550s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:45:59    550s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:45:59    550s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:45:59    550s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:45:59    550s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:45:59    550s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:45:59    550s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:45:59    550s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:45:59    550s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:45:59    550s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:45:59    550s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 2405 (  2.4050 um) route_pitch = 3210 (  3.2100 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[05/20 13:45:59    550s] #
[05/20 13:45:59    550s] #Start Detail Routing..
[05/20 13:45:59    550s] #start initial detail routing ...
[05/20 13:45:59    550s] ### Design has 2 dirty nets
[05/20 13:46:25    887s] ### Gcell dirty-map stats: routing = 85.25%, drc-check-only = 3.01%
[05/20 13:46:25    887s] #   number of violations = 3962
[05/20 13:46:25    887s] #
[05/20 13:46:25    887s] #    By Layer and Type :
[05/20 13:46:25    887s] #	         MetSpc    NSMet    Short     Loop   CutSpc   MinWid      Mar   Totals
[05/20 13:46:25    887s] #	li            0        0        0        0        2        0        0        2
[05/20 13:46:25    887s] #	met1        386        0        0        0        0        0        0      386
[05/20 13:46:25    887s] #	met2        871        2     2018       62        0        0        0     2953
[05/20 13:46:25    887s] #	met3        490        0       34        3        0        0        2      529
[05/20 13:46:25    887s] #	met4          4        1       73        4        0        0        0       82
[05/20 13:46:25    887s] #	met5          0        0        0        0        0       10        0       10
[05/20 13:46:25    887s] #	Totals     1751        3     2125       69        2       10        2     3962
[05/20 13:46:25    887s] #cpu time = 00:05:37, elapsed time = 00:00:26, memory = 3141.76 (MB), peak = 5247.07 (MB)
[05/20 13:46:25    891s] #start 1st optimization iteration ...
[05/20 13:46:41   1147s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:46:41   1147s] #   number of violations = 348
[05/20 13:46:41   1147s] #
[05/20 13:46:41   1147s] #    By Layer and Type :
[05/20 13:46:41   1147s] #	         MetSpc    NSMet    Short     Loop   MinWid   Totals
[05/20 13:46:41   1147s] #	li            0        0        0        0        0        0
[05/20 13:46:41   1147s] #	met1         21        0        0        0        0       21
[05/20 13:46:41   1147s] #	met2         38        1      141        6        0      186
[05/20 13:46:41   1147s] #	met3         42        0        1        1        0       44
[05/20 13:46:41   1147s] #	met4          3        2       58        7        0       70
[05/20 13:46:41   1147s] #	met5          1        0        0        0       26       27
[05/20 13:46:41   1147s] #	Totals      105        3      200       14       26      348
[05/20 13:46:41   1147s] #    number of process antenna violations = 5
[05/20 13:46:41   1147s] #cpu time = 00:04:16, elapsed time = 00:00:15, memory = 3139.70 (MB), peak = 5247.07 (MB)
[05/20 13:46:41   1148s] #start 2nd optimization iteration ...
[05/20 13:46:47   1196s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:46:47   1196s] #   number of violations = 92
[05/20 13:46:47   1196s] #
[05/20 13:46:47   1196s] #    By Layer and Type :
[05/20 13:46:47   1196s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:46:47   1196s] #	li            0        0        0        0
[05/20 13:46:47   1196s] #	met1          2        0        0        2
[05/20 13:46:47   1196s] #	met2          7       39        0       46
[05/20 13:46:47   1196s] #	met3         11        0        0       11
[05/20 13:46:47   1196s] #	met4          1       13        0       14
[05/20 13:46:47   1196s] #	met5          0        0       19       19
[05/20 13:46:47   1196s] #	Totals       21       52       19       92
[05/20 13:46:47   1196s] #    number of process antenna violations = 7
[05/20 13:46:47   1196s] #cpu time = 00:00:48, elapsed time = 00:00:06, memory = 3135.74 (MB), peak = 5247.07 (MB)
[05/20 13:46:47   1197s] #start 3rd optimization iteration ...
[05/20 13:46:50   1209s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:46:50   1209s] #   number of violations = 61
[05/20 13:46:50   1209s] #
[05/20 13:46:50   1209s] #    By Layer and Type :
[05/20 13:46:50   1209s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:46:50   1209s] #	li            0        0        0        0
[05/20 13:46:50   1209s] #	met1          2        0        0        2
[05/20 13:46:50   1209s] #	met2          5       28        0       33
[05/20 13:46:50   1209s] #	met3          2        0        0        2
[05/20 13:46:50   1209s] #	met4          2       14        0       16
[05/20 13:46:50   1209s] #	met5          0        0        8        8
[05/20 13:46:50   1209s] #	Totals       11       42        8       61
[05/20 13:46:50   1209s] #    number of process antenna violations = 7
[05/20 13:46:50   1209s] #cpu time = 00:00:12, elapsed time = 00:00:03, memory = 3130.68 (MB), peak = 5247.07 (MB)
[05/20 13:46:50   1209s] #start 4th optimization iteration ...
[05/20 13:46:51   1217s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:46:51   1217s] #   number of violations = 37
[05/20 13:46:51   1217s] #
[05/20 13:46:51   1217s] #    By Layer and Type :
[05/20 13:46:51   1217s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:46:51   1217s] #	li            0        0        0        0
[05/20 13:46:51   1217s] #	met1          2        0        0        2
[05/20 13:46:51   1217s] #	met2          2       23        0       25
[05/20 13:46:51   1217s] #	met3          0        0        0        0
[05/20 13:46:51   1217s] #	met4          1        6        0        7
[05/20 13:46:51   1217s] #	met5          0        0        3        3
[05/20 13:46:51   1217s] #	Totals        5       29        3       37
[05/20 13:46:51   1217s] #    number of process antenna violations = 7
[05/20 13:46:51   1217s] #cpu time = 00:00:08, elapsed time = 00:00:01, memory = 3130.18 (MB), peak = 5247.07 (MB)
[05/20 13:46:51   1217s] #start 5th optimization iteration ...
[05/20 13:46:53   1222s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:46:53   1222s] #   number of violations = 26
[05/20 13:46:53   1222s] #
[05/20 13:46:53   1222s] #    By Layer and Type :
[05/20 13:46:53   1222s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:46:53   1222s] #	li            0        0        0        0
[05/20 13:46:53   1222s] #	met1          2        0        0        2
[05/20 13:46:53   1222s] #	met2          2       14        0       16
[05/20 13:46:53   1222s] #	met3          3        0        0        3
[05/20 13:46:53   1222s] #	met4          0        3        0        3
[05/20 13:46:53   1222s] #	met5          0        0        2        2
[05/20 13:46:53   1222s] #	Totals        7       17        2       26
[05/20 13:46:53   1222s] #    number of process antenna violations = 7
[05/20 13:46:53   1222s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 3129.88 (MB), peak = 5247.07 (MB)
[05/20 13:46:53   1222s] #start 6th optimization iteration ...
[05/20 13:46:55   1227s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:46:55   1227s] #   number of violations = 21
[05/20 13:46:55   1227s] #
[05/20 13:46:55   1227s] #    By Layer and Type :
[05/20 13:46:55   1227s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:46:55   1227s] #	li            0        0        0        0
[05/20 13:46:55   1227s] #	met1          2        0        0        2
[05/20 13:46:55   1227s] #	met2          0       13        0       13
[05/20 13:46:55   1227s] #	met3          1        0        0        1
[05/20 13:46:55   1227s] #	met4          0        2        0        2
[05/20 13:46:55   1227s] #	met5          0        0        3        3
[05/20 13:46:55   1227s] #	Totals        3       15        3       21
[05/20 13:46:55   1227s] #    number of process antenna violations = 7
[05/20 13:46:55   1227s] #cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3129.22 (MB), peak = 5247.07 (MB)
[05/20 13:46:55   1227s] #start 7th optimization iteration ...
[05/20 13:46:56   1230s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:46:56   1230s] #   number of violations = 23
[05/20 13:46:56   1230s] #
[05/20 13:46:56   1230s] #    By Layer and Type :
[05/20 13:46:56   1230s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:46:56   1230s] #	li            0        0        0        0
[05/20 13:46:56   1230s] #	met1          2        0        0        2
[05/20 13:46:56   1230s] #	met2          1       12        0       13
[05/20 13:46:56   1230s] #	met3          3        0        0        3
[05/20 13:46:56   1230s] #	met4          0        4        0        4
[05/20 13:46:56   1230s] #	met5          0        0        1        1
[05/20 13:46:56   1230s] #	Totals        6       16        1       23
[05/20 13:46:56   1230s] #    number of process antenna violations = 7
[05/20 13:46:56   1230s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3128.30 (MB), peak = 5247.07 (MB)
[05/20 13:46:56   1230s] #start 8th optimization iteration ...
[05/20 13:46:58   1234s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:46:58   1234s] #   number of violations = 16
[05/20 13:46:58   1234s] #
[05/20 13:46:58   1234s] #    By Layer and Type :
[05/20 13:46:58   1234s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:46:58   1234s] #	li            0        0        0        0
[05/20 13:46:58   1234s] #	met1          2        0        0        2
[05/20 13:46:58   1234s] #	met2          0       13        0       13
[05/20 13:46:58   1234s] #	met3          0        0        0        0
[05/20 13:46:58   1234s] #	met4          0        0        0        0
[05/20 13:46:58   1234s] #	met5          0        0        1        1
[05/20 13:46:58   1234s] #	Totals        2       13        1       16
[05/20 13:46:58   1234s] #    number of process antenna violations = 7
[05/20 13:46:58   1234s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3127.49 (MB), peak = 5247.07 (MB)
[05/20 13:46:58   1234s] #start 9th optimization iteration ...
[05/20 13:46:59   1236s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:46:59   1236s] #   number of violations = 18
[05/20 13:46:59   1236s] #
[05/20 13:46:59   1236s] #    By Layer and Type :
[05/20 13:46:59   1236s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:46:59   1236s] #	li            0        0        0        0
[05/20 13:46:59   1236s] #	met1          2        0        0        2
[05/20 13:46:59   1236s] #	met2          3       10        0       13
[05/20 13:46:59   1236s] #	met3          0        0        0        0
[05/20 13:46:59   1236s] #	met4          0        0        0        0
[05/20 13:46:59   1236s] #	met5          0        0        3        3
[05/20 13:46:59   1236s] #	Totals        5       10        3       18
[05/20 13:46:59   1236s] #    number of process antenna violations = 7
[05/20 13:46:59   1236s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3127.73 (MB), peak = 5247.07 (MB)
[05/20 13:46:59   1236s] #start 10th optimization iteration ...
[05/20 13:47:00   1239s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:47:00   1239s] #   number of violations = 18
[05/20 13:47:00   1239s] #
[05/20 13:47:00   1239s] #    By Layer and Type :
[05/20 13:47:00   1239s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:47:00   1239s] #	li            0        0        0        0
[05/20 13:47:00   1239s] #	met1          2        0        0        2
[05/20 13:47:00   1239s] #	met2          2        7        0        9
[05/20 13:47:00   1239s] #	met3          3        0        0        3
[05/20 13:47:00   1239s] #	met4          0        3        0        3
[05/20 13:47:00   1239s] #	met5          0        0        1        1
[05/20 13:47:00   1239s] #	Totals        7       10        1       18
[05/20 13:47:00   1239s] #    number of process antenna violations = 7
[05/20 13:47:00   1239s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3127.62 (MB), peak = 5247.07 (MB)
[05/20 13:47:00   1239s] #start 11th optimization iteration ...
[05/20 13:47:01   1242s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:47:01   1242s] #   number of violations = 15
[05/20 13:47:01   1242s] #
[05/20 13:47:01   1242s] #    By Layer and Type :
[05/20 13:47:01   1242s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:47:01   1242s] #	li            0        0        0        0
[05/20 13:47:01   1242s] #	met1          2        0        0        2
[05/20 13:47:01   1242s] #	met2          1        4        0        5
[05/20 13:47:01   1242s] #	met3          3        0        0        3
[05/20 13:47:01   1242s] #	met4          0        3        0        3
[05/20 13:47:01   1242s] #	met5          0        0        2        2
[05/20 13:47:01   1242s] #	Totals        6        7        2       15
[05/20 13:47:01   1242s] #    number of process antenna violations = 7
[05/20 13:47:01   1242s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3127.09 (MB), peak = 5247.07 (MB)
[05/20 13:47:01   1242s] #start 12th optimization iteration ...
[05/20 13:47:02   1244s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:47:02   1244s] #   number of violations = 16
[05/20 13:47:02   1244s] #
[05/20 13:47:02   1244s] #    By Layer and Type :
[05/20 13:47:02   1244s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:47:02   1244s] #	li            0        0        0        0
[05/20 13:47:02   1244s] #	met1          2        0        0        2
[05/20 13:47:02   1244s] #	met2          2        5        0        7
[05/20 13:47:02   1244s] #	met3          0        0        0        0
[05/20 13:47:02   1244s] #	met4          0        4        0        4
[05/20 13:47:02   1244s] #	met5          0        0        3        3
[05/20 13:47:02   1244s] #	Totals        4        9        3       16
[05/20 13:47:02   1244s] #    number of process antenna violations = 7
[05/20 13:47:02   1244s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3126.86 (MB), peak = 5247.07 (MB)
[05/20 13:47:02   1244s] #start 13th optimization iteration ...
[05/20 13:47:03   1246s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:47:03   1246s] #   number of violations = 8
[05/20 13:47:03   1246s] #
[05/20 13:47:03   1246s] #    By Layer and Type :
[05/20 13:47:03   1246s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:47:03   1246s] #	li            0        0        0        0
[05/20 13:47:03   1246s] #	met1          2        0        0        2
[05/20 13:47:03   1246s] #	met2          1        1        0        2
[05/20 13:47:03   1246s] #	met3          0        0        0        0
[05/20 13:47:03   1246s] #	met4          0        3        0        3
[05/20 13:47:03   1246s] #	met5          0        0        1        1
[05/20 13:47:03   1246s] #	Totals        3        4        1        8
[05/20 13:47:03   1246s] #    number of process antenna violations = 7
[05/20 13:47:03   1246s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3128.29 (MB), peak = 5247.07 (MB)
[05/20 13:47:03   1246s] #start 14th optimization iteration ...
[05/20 13:47:03   1247s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:47:03   1247s] #   number of violations = 6
[05/20 13:47:03   1247s] #
[05/20 13:47:03   1247s] #    By Layer and Type :
[05/20 13:47:03   1247s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:47:03   1247s] #	li            0        0        0        0
[05/20 13:47:03   1247s] #	met1          2        0        0        2
[05/20 13:47:03   1247s] #	met2          0        0        0        0
[05/20 13:47:03   1247s] #	met3          0        0        0        0
[05/20 13:47:03   1247s] #	met4          1        2        0        3
[05/20 13:47:03   1247s] #	met5          0        0        1        1
[05/20 13:47:03   1247s] #	Totals        3        2        1        6
[05/20 13:47:03   1247s] #    number of process antenna violations = 7
[05/20 13:47:03   1247s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3128.20 (MB), peak = 5247.07 (MB)
[05/20 13:47:03   1247s] #start 15th optimization iteration ...
[05/20 13:47:03   1248s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:47:03   1248s] #   number of violations = 0
[05/20 13:47:03   1248s] #    number of process antenna violations = 7
[05/20 13:47:03   1248s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3127.63 (MB), peak = 5247.07 (MB)
[05/20 13:47:03   1248s] #Complete Detail Routing.
[05/20 13:47:03   1248s] #Total wire length = 578764 um.
[05/20 13:47:03   1248s] #Total half perimeter of net bounding box = 547675 um.
[05/20 13:47:03   1248s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:03   1248s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:03   1248s] #Total wire length on LAYER met2 = 250435 um.
[05/20 13:47:03   1248s] #Total wire length on LAYER met3 = 205375 um.
[05/20 13:47:03   1248s] #Total wire length on LAYER met4 = 111102 um.
[05/20 13:47:03   1248s] #Total wire length on LAYER met5 = 11851 um.
[05/20 13:47:03   1248s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:03   1248s] #Total number of vias = 238063
[05/20 13:47:03   1248s] #Up-Via Summary (total 238063):
[05/20 13:47:03   1248s] #           
[05/20 13:47:03   1248s] #-----------------------
[05/20 13:47:03   1248s] # li              79493
[05/20 13:47:03   1248s] # met1            84797
[05/20 13:47:03   1248s] # met2            53968
[05/20 13:47:03   1248s] # met3            18145
[05/20 13:47:03   1248s] # met4             1660
[05/20 13:47:03   1248s] #-----------------------
[05/20 13:47:03   1248s] #                238063 
[05/20 13:47:03   1248s] #
[05/20 13:47:03   1248s] #Total number of DRC violations = 0
[05/20 13:47:03   1248s] ### Time Record (Detail Routing) is uninstalled.
[05/20 13:47:03   1248s] #Cpu time = 00:11:39
[05/20 13:47:03   1248s] #Elapsed time = 00:01:04
[05/20 13:47:03   1248s] #Increased memory = 204.63 (MB)
[05/20 13:47:03   1248s] #Total memory = 3128.61 (MB)
[05/20 13:47:03   1248s] #Peak memory = 5247.07 (MB)
[05/20 13:47:03   1248s] ### Time Record (Antenna Fixing) is installed.
[05/20 13:47:03   1248s] #
[05/20 13:47:03   1248s] #start routing for process antenna violation fix ...
[05/20 13:47:03   1248s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:03   1248s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:03   1248s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:03   1248s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:03   1248s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:03   1248s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:03   1248s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:03   1248s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:03   1248s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:03   1248s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:04   1249s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 2405 (  2.4050 um) route_pitch = 3210 (  3.2100 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[05/20 13:47:04   1253s] #cpu time = 00:00:04, elapsed time = 00:00:00, memory = 3123.92 (MB), peak = 5247.07 (MB)
[05/20 13:47:04   1253s] #
[05/20 13:47:04   1253s] #Total wire length = 578776 um.
[05/20 13:47:04   1253s] #Total half perimeter of net bounding box = 547675 um.
[05/20 13:47:04   1253s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:04   1253s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:04   1253s] #Total wire length on LAYER met2 = 250435 um.
[05/20 13:47:04   1253s] #Total wire length on LAYER met3 = 205374 um.
[05/20 13:47:04   1253s] #Total wire length on LAYER met4 = 111112 um.
[05/20 13:47:04   1253s] #Total wire length on LAYER met5 = 11856 um.
[05/20 13:47:04   1253s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:04   1253s] #Total number of vias = 238077
[05/20 13:47:04   1253s] #Up-Via Summary (total 238077):
[05/20 13:47:04   1253s] #           
[05/20 13:47:04   1253s] #-----------------------
[05/20 13:47:04   1253s] # li              79493
[05/20 13:47:04   1253s] # met1            84797
[05/20 13:47:04   1253s] # met2            53968
[05/20 13:47:04   1253s] # met3            18155
[05/20 13:47:04   1253s] # met4             1664
[05/20 13:47:04   1253s] #-----------------------
[05/20 13:47:04   1253s] #                238077 
[05/20 13:47:04   1253s] #
[05/20 13:47:04   1253s] #Total number of DRC violations = 0
[05/20 13:47:04   1253s] #Total number of process antenna violations = 0
[05/20 13:47:04   1253s] #Total number of net violated process antenna rule = 0
[05/20 13:47:04   1253s] #
[05/20 13:47:04   1257s] #
[05/20 13:47:04   1257s] #Total wire length = 578776 um.
[05/20 13:47:04   1257s] #Total half perimeter of net bounding box = 547675 um.
[05/20 13:47:04   1257s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:04   1257s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:04   1257s] #Total wire length on LAYER met2 = 250435 um.
[05/20 13:47:04   1257s] #Total wire length on LAYER met3 = 205374 um.
[05/20 13:47:04   1257s] #Total wire length on LAYER met4 = 111112 um.
[05/20 13:47:04   1257s] #Total wire length on LAYER met5 = 11856 um.
[05/20 13:47:04   1257s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:04   1257s] #Total number of vias = 238077
[05/20 13:47:04   1257s] #Up-Via Summary (total 238077):
[05/20 13:47:04   1257s] #           
[05/20 13:47:04   1257s] #-----------------------
[05/20 13:47:04   1257s] # li              79493
[05/20 13:47:04   1257s] # met1            84797
[05/20 13:47:04   1257s] # met2            53968
[05/20 13:47:04   1257s] # met3            18155
[05/20 13:47:04   1257s] # met4             1664
[05/20 13:47:04   1257s] #-----------------------
[05/20 13:47:04   1257s] #                238077 
[05/20 13:47:04   1257s] #
[05/20 13:47:04   1257s] #Total number of DRC violations = 0
[05/20 13:47:04   1257s] #Total number of process antenna violations = 0
[05/20 13:47:04   1257s] #Total number of net violated process antenna rule = 0
[05/20 13:47:04   1257s] #
[05/20 13:47:04   1257s] ### Gcell dirty-map stats: routing = 85.54%, drc-check-only = 2.81%
[05/20 13:47:04   1257s] ### Time Record (Antenna Fixing) is uninstalled.
[05/20 13:47:04   1257s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:04   1257s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:04   1257s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:04   1257s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:04   1257s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:04   1257s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:04   1257s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:04   1257s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:04   1257s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:04   1257s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:04   1257s] ### Time Record (Post Route Wire Spreading) is installed.
[05/20 13:47:04   1257s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 2405 (  2.4050 um) route_pitch = 3210 (  3.2100 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[05/20 13:47:04   1257s] #
[05/20 13:47:04   1257s] #Start Post Route wire spreading..
[05/20 13:47:04   1257s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:04   1257s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:04   1257s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:04   1257s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:04   1257s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:04   1257s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:04   1257s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:04   1257s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:04   1257s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:04   1257s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:04   1257s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 2405 (  2.4050 um) route_pitch = 3210 (  3.2100 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[05/20 13:47:04   1257s] #
[05/20 13:47:04   1257s] #Start DRC checking..
[05/20 13:47:07   1310s] #   number of violations = 33
[05/20 13:47:07   1310s] #
[05/20 13:47:07   1310s] #    By Layer and Type :
[05/20 13:47:07   1310s] #	         MinWid   Totals
[05/20 13:47:07   1310s] #	li            0        0
[05/20 13:47:07   1310s] #	met1          0        0
[05/20 13:47:07   1310s] #	met2          0        0
[05/20 13:47:07   1310s] #	met3          0        0
[05/20 13:47:07   1310s] #	met4          0        0
[05/20 13:47:07   1310s] #	met5         33       33
[05/20 13:47:07   1310s] #	Totals       33       33
[05/20 13:47:07   1310s] #cpu time = 00:00:53, elapsed time = 00:00:03, memory = 3123.35 (MB), peak = 5247.07 (MB)
[05/20 13:47:07   1310s] #CELL_VIEW snn_fixed_16_2_4_4_2,init has 33 DRC violations
[05/20 13:47:07   1310s] #Total number of DRC violations = 33
[05/20 13:47:07   1310s] #Total number of process antenna violations = 0
[05/20 13:47:07   1310s] #Total number of net violated process antenna rule = 0
[05/20 13:47:07   1310s] #Total number of violations on LAYER li = 0
[05/20 13:47:07   1310s] #Total number of violations on LAYER met1 = 0
[05/20 13:47:07   1310s] #Total number of violations on LAYER met2 = 0
[05/20 13:47:07   1310s] #Total number of violations on LAYER met3 = 0
[05/20 13:47:07   1310s] #Total number of violations on LAYER met4 = 0
[05/20 13:47:07   1310s] #Total number of violations on LAYER met5 = 33
[05/20 13:47:07   1310s] #Total number of violations on LAYER rdl = 0
[05/20 13:47:07   1310s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:07   1310s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:07   1310s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:07   1310s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:07   1310s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:07   1310s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:07   1310s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:07   1310s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:07   1310s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:07   1310s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:07   1310s] #
[05/20 13:47:07   1310s] #Start data preparation for wire spreading...
[05/20 13:47:07   1310s] #
[05/20 13:47:07   1310s] #Data preparation is done on Tue May 20 13:47:07 2025
[05/20 13:47:07   1310s] #
[05/20 13:47:07   1310s] ### track-assign engine-init starts on Tue May 20 13:47:07 2025 with memory = 3123.35 (MB), peak = 5247.07 (MB)
[05/20 13:47:07   1310s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:07   1310s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:07   1310s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:07   1310s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:07   1310s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:08   1310s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.1 GB --1.10 [24]--
[05/20 13:47:08   1310s] #
[05/20 13:47:08   1310s] #Start Post Route Wire Spread.
[05/20 13:47:08   1313s] #Done with 667 horizontal wires in 9 hboxes and 7839 vertical wires in 13 hboxes.
[05/20 13:47:08   1313s] #Complete Post Route Wire Spread.
[05/20 13:47:08   1313s] #
[05/20 13:47:08   1313s] #Total wire length = 584367 um.
[05/20 13:47:08   1313s] #Total half perimeter of net bounding box = 547675 um.
[05/20 13:47:08   1313s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:08   1313s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:08   1313s] #Total wire length on LAYER met2 = 253119 um.
[05/20 13:47:08   1313s] #Total wire length on LAYER met3 = 205936 um.
[05/20 13:47:08   1313s] #Total wire length on LAYER met4 = 113424 um.
[05/20 13:47:08   1313s] #Total wire length on LAYER met5 = 11888 um.
[05/20 13:47:08   1313s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:08   1313s] #Total number of vias = 238077
[05/20 13:47:08   1313s] #Up-Via Summary (total 238077):
[05/20 13:47:08   1313s] #           
[05/20 13:47:08   1313s] #-----------------------
[05/20 13:47:08   1313s] # li              79493
[05/20 13:47:08   1313s] # met1            84797
[05/20 13:47:08   1313s] # met2            53968
[05/20 13:47:08   1313s] # met3            18155
[05/20 13:47:08   1313s] # met4             1664
[05/20 13:47:08   1313s] #-----------------------
[05/20 13:47:08   1313s] #                238077 
[05/20 13:47:08   1313s] #
[05/20 13:47:08   1313s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:08   1313s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:08   1313s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:08   1313s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:08   1313s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:08   1313s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:08   1313s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:08   1313s] #Voltage range [0.000 - 1.980] has 27125 nets.
[05/20 13:47:08   1313s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:08   1313s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:09   1313s] ### drc_pitch = 5600 (  5.6000 um) drc_range = 2405 (  2.4050 um) route_pitch = 3210 (  3.2100 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[05/20 13:47:09   1313s] #
[05/20 13:47:09   1313s] #Start DRC checking..
[05/20 13:47:12   1366s] #   number of violations = 33
[05/20 13:47:12   1366s] #
[05/20 13:47:12   1366s] #    By Layer and Type :
[05/20 13:47:12   1366s] #	         MinWid   Totals
[05/20 13:47:12   1366s] #	li            0        0
[05/20 13:47:12   1366s] #	met1          0        0
[05/20 13:47:12   1366s] #	met2          0        0
[05/20 13:47:12   1366s] #	met3          0        0
[05/20 13:47:12   1366s] #	met4          0        0
[05/20 13:47:12   1366s] #	met5         33       33
[05/20 13:47:12   1366s] #	Totals       33       33
[05/20 13:47:12   1366s] #cpu time = 00:00:53, elapsed time = 00:00:03, memory = 3121.68 (MB), peak = 5247.07 (MB)
[05/20 13:47:12   1366s] #CELL_VIEW snn_fixed_16_2_4_4_2,init has 33 DRC violations
[05/20 13:47:12   1366s] #Total number of DRC violations = 33
[05/20 13:47:12   1366s] #Total number of process antenna violations = 0
[05/20 13:47:12   1366s] #Total number of net violated process antenna rule = 0
[05/20 13:47:12   1366s] #Total number of violations on LAYER li = 0
[05/20 13:47:12   1366s] #Total number of violations on LAYER met1 = 0
[05/20 13:47:12   1366s] #Total number of violations on LAYER met2 = 0
[05/20 13:47:12   1366s] #Total number of violations on LAYER met3 = 0
[05/20 13:47:12   1366s] #Total number of violations on LAYER met4 = 0
[05/20 13:47:12   1366s] #Total number of violations on LAYER met5 = 33
[05/20 13:47:12   1366s] #Total number of violations on LAYER rdl = 0
[05/20 13:47:12   1371s] #   number of violations = 33
[05/20 13:47:12   1371s] #
[05/20 13:47:12   1371s] #    By Layer and Type :
[05/20 13:47:12   1371s] #	         MinWid   Totals
[05/20 13:47:12   1371s] #	li            0        0
[05/20 13:47:12   1371s] #	met1          0        0
[05/20 13:47:12   1371s] #	met2          0        0
[05/20 13:47:12   1371s] #	met3          0        0
[05/20 13:47:12   1371s] #	met4          0        0
[05/20 13:47:12   1371s] #	met5         33       33
[05/20 13:47:12   1371s] #	Totals       33       33
[05/20 13:47:12   1371s] #cpu time = 00:01:01, elapsed time = 00:00:04, memory = 3120.89 (MB), peak = 5247.07 (MB)
[05/20 13:47:12   1371s] #CELL_VIEW snn_fixed_16_2_4_4_2,init has 33 DRC violations
[05/20 13:47:12   1371s] #Total number of DRC violations = 33
[05/20 13:47:12   1371s] #Total number of process antenna violations = 0
[05/20 13:47:12   1371s] #Total number of net violated process antenna rule = 0
[05/20 13:47:12   1371s] #Total number of violations on LAYER li = 0
[05/20 13:47:12   1371s] #Total number of violations on LAYER met1 = 0
[05/20 13:47:12   1371s] #Total number of violations on LAYER met2 = 0
[05/20 13:47:12   1371s] #Total number of violations on LAYER met3 = 0
[05/20 13:47:12   1371s] #Total number of violations on LAYER met4 = 0
[05/20 13:47:12   1371s] #Total number of violations on LAYER met5 = 33
[05/20 13:47:12   1371s] #Total number of violations on LAYER rdl = 0
[05/20 13:47:12   1371s] #Post Route wire spread is done.
[05/20 13:47:12   1371s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/20 13:47:12   1371s] #Total wire length = 584354 um.
[05/20 13:47:12   1371s] #Total half perimeter of net bounding box = 547675 um.
[05/20 13:47:12   1371s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:12   1371s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:12   1371s] #Total wire length on LAYER met2 = 253106 um.
[05/20 13:47:12   1371s] #Total wire length on LAYER met3 = 205936 um.
[05/20 13:47:12   1371s] #Total wire length on LAYER met4 = 113424 um.
[05/20 13:47:12   1371s] #Total wire length on LAYER met5 = 11888 um.
[05/20 13:47:12   1371s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:12   1371s] #Total number of vias = 238077
[05/20 13:47:12   1371s] #Up-Via Summary (total 238077):
[05/20 13:47:12   1371s] #           
[05/20 13:47:12   1371s] #-----------------------
[05/20 13:47:12   1371s] # li              79493
[05/20 13:47:12   1371s] # met1            84797
[05/20 13:47:12   1371s] # met2            53968
[05/20 13:47:12   1371s] # met3            18155
[05/20 13:47:12   1371s] # met4             1664
[05/20 13:47:12   1371s] #-----------------------
[05/20 13:47:12   1371s] #                238077 
[05/20 13:47:12   1371s] #
[05/20 13:47:12   1371s] #detailRoute Statistics:
[05/20 13:47:12   1371s] #Cpu time = 00:13:41
[05/20 13:47:12   1371s] #Elapsed time = 00:01:13
[05/20 13:47:12   1371s] #Increased memory = 196.91 (MB)
[05/20 13:47:12   1371s] #Total memory = 3120.89 (MB)
[05/20 13:47:12   1371s] #Peak memory = 5247.07 (MB)
[05/20 13:47:12   1371s] ### global_detail_route design signature (59): route=2113731453 flt_obj=0 vio=1004383253 shield_wire=1
[05/20 13:47:12   1371s] ### Time Record (DB Export) is installed.
[05/20 13:47:12   1371s] ### export design design signature (60): route=2113731453 fixed_route=1959384895 flt_obj=0 vio=1004383253 swire=282492057 shield_wire=1 net_attr=2002912399 dirty_area=0 del_dirty_area=0 cell=355196249 placement=1621211031 pin_access=918488287 inst_pattern=1 via=1482772860 routing_via=1532259910
[05/20 13:47:12   1372s] ### Time Record (DB Export) is uninstalled.
[05/20 13:47:12   1372s] ### Time Record (Post Callback) is installed.
[05/20 13:47:12   1372s] ### Time Record (Post Callback) is uninstalled.
[05/20 13:47:12   1372s] #
[05/20 13:47:12   1372s] #globalDetailRoute statistics:
[05/20 13:47:12   1372s] #Cpu time = 00:14:19
[05/20 13:47:12   1372s] #Elapsed time = 00:01:34
[05/20 13:47:12   1372s] #Increased memory = 273.40 (MB)
[05/20 13:47:12   1372s] #Total memory = 3018.27 (MB)
[05/20 13:47:12   1372s] #Peak memory = 5247.07 (MB)
[05/20 13:47:12   1372s] #Number of warnings = 47
[05/20 13:47:12   1372s] #Total number of warnings = 51
[05/20 13:47:12   1372s] #Number of fails = 0
[05/20 13:47:12   1372s] #Total number of fails = 0
[05/20 13:47:12   1372s] #Complete globalDetailRoute on Tue May 20 13:47:12 2025
[05/20 13:47:12   1372s] #
[05/20 13:47:12   1372s] ### import design signature (61): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=918488287 inst_pattern=1 via=1482772860 routing_via=1532259910
[05/20 13:47:12   1372s] ### Time Record (globalDetailRoute) is uninstalled.
[05/20 13:47:12   1372s] % End globalDetailRoute (date=05/20 13:47:12, total cpu=0:14:20, real=0:01:34, peak res=5247.1M, current mem=2943.8M)
[05/20 13:47:12   1372s] #Default setup view is reset to Default.
[05/20 13:47:12   1372s] #Default setup view is reset to Default.
[05/20 13:47:12   1372s] AAE_INFO: Post Route call back at the end of routeDesign
[05/20 13:47:12   1372s] #routeDesign: cpu time = 00:14:20, elapsed time = 00:01:35, memory = 2924.89 (MB), peak = 5247.07 (MB)
[05/20 13:47:12   1372s] 
[05/20 13:47:12   1372s] *** Summary of all messages that are not suppressed in this session:
[05/20 13:47:12   1372s] Severity  ID               Count  Summary                                  
[05/20 13:47:12   1372s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[05/20 13:47:12   1372s] WARNING   IMPEXT-2883      217812  The resistance extracted for a wire belo...
[05/20 13:47:12   1372s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[05/20 13:47:12   1372s] WARNING   NRDB-629         37291  NanoRoute cannot route PIN %s of INST %s...
[05/20 13:47:12   1372s] WARNING   NRDB-733          1457  %s %s in %s %s does not have a physical ...
[05/20 13:47:12   1372s] WARNING   NRDB-776             1  No default up %s for %s %s in RULE %s.   
[05/20 13:47:12   1372s] WARNING   NRDB-777             1  No default down %s for %s %s in RULE %s....
[05/20 13:47:12   1372s] WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
[05/20 13:47:12   1372s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/20 13:47:12   1372s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[05/20 13:47:12   1372s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[05/20 13:47:12   1372s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[05/20 13:47:12   1372s] *** Message Summary: 256572 warning(s), 0 error(s)
[05/20 13:47:12   1372s] 
[05/20 13:47:12   1372s] ### Time Record (routeDesign) is uninstalled.
[05/20 13:47:12   1372s] ### 
[05/20 13:47:12   1372s] ###   Scalability Statistics
[05/20 13:47:12   1372s] ### 
[05/20 13:47:12   1372s] ### --------------------------------+----------------+----------------+----------------+
[05/20 13:47:12   1372s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/20 13:47:12   1372s] ### --------------------------------+----------------+----------------+----------------+
[05/20 13:47:12   1372s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/20 13:47:12   1372s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/20 13:47:12   1372s] ###   Timing Data Generation        |        00:00:16|        00:00:05|             3.1|
[05/20 13:47:12   1372s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[05/20 13:47:12   1372s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[05/20 13:47:12   1372s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[05/20 13:47:12   1372s] ###   Data Preparation              |        00:00:01|        00:00:00|             1.0|
[05/20 13:47:12   1372s] ###   Global Routing                |        00:00:13|        00:00:12|             1.1|
[05/20 13:47:12   1372s] ###   Track Assignment              |        00:00:04|        00:00:02|             2.0|
[05/20 13:47:13   1372s] ###   Detail Routing                |        00:11:38|        00:01:04|            10.9|
[05/20 13:47:13   1372s] ###   Antenna Fixing                |        00:00:09|        00:00:01|             1.0|
[05/20 13:47:13   1372s] ###   Post Route Wire Spreading     |        00:01:54|        00:00:08|            15.0|
[05/20 13:47:13   1372s] ###   Entire Command                |        00:14:20|        00:01:35|             9.1|
[05/20 13:47:13   1372s] ### --------------------------------+----------------+----------------+----------------+
[05/20 13:47:13   1372s] ### 
[05/20 13:47:13   1372s] #% End routeDesign (date=05/20 13:47:13, total cpu=0:14:21, real=0:01:35, peak res=5247.1M, current mem=2924.9M)
[05/20 13:47:13   1372s] <CMD> getNanoRouteMode -quiet
[05/20 13:47:13   1372s] <CMD> getNanoRouteMode -quiet envSuperthreading
[05/20 13:47:13   1372s] **WARN: (IMPTCM-59):	Option "envSuperthreading" for command getNanoRouteMode is obsolete and has been replaced by "-envSuperthreading". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-envSuperthreading".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet drouteFixAntenna
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "drouteFixAntenna" for command getNanoRouteMode is obsolete and has been replaced by "-drouteFixAntenna". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteFixAntenna".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeInsertAntennaDiode
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeInsertAntennaDiode" for command getNanoRouteMode is obsolete and has been replaced by "-routeInsertAntennaDiode". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeInsertAntennaDiode".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeAntennaCellName
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeAntennaCellName" for command getNanoRouteMode is obsolete and has been replaced by "-routeAntennaCellName". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeAntennaCellName".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet timingEngine
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "timingEngine" for command getNanoRouteMode is obsolete and has been replaced by "-timingEngine". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingEngine".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeWithTimingDriven
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeWithTimingDriven" for command getNanoRouteMode is obsolete and has been replaced by "-routeWithTimingDriven". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeWithTimingDriven".
[05/20 13:47:13   1373s] <CMD> setNanoRouteMode -quiet routeWithTimingDriven true
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeWithTimingDriven" for command setNanoRouteMode is obsolete and has been replaced by "-routeWithTimingDriven". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeWithTimingDriven".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeWithEco
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeWithEco" for command getNanoRouteMode is obsolete and has been replaced by "-routeWithEco". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeWithEco".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeWithSiDriven
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeWithSiDriven" for command getNanoRouteMode is obsolete and has been replaced by "-routeWithSiDriven". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeWithSiDriven".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeTdrEffort
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeTdrEffort" for command getNanoRouteMode is obsolete and has been replaced by "-routeTdrEffort". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeTdrEffort".
[05/20 13:47:13   1373s] <CMD> setNanoRouteMode -quiet routeTdrEffort 10
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeTdrEffort" for command setNanoRouteMode is obsolete and has been replaced by "-routeTdrEffort". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeTdrEffort".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeWithSiPostRouteFix
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeWithSiPostRouteFix" for command getNanoRouteMode is obsolete and has been replaced by "-routeWithSiPostRouteFix". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeWithSiPostRouteFix".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet drouteAutoStop
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "drouteAutoStop" for command getNanoRouteMode is obsolete and has been replaced by "-drouteAutoStop". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteAutoStop".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeSelectedNetOnly
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeSelectedNetOnly" for command getNanoRouteMode is obsolete and has been replaced by "-routeSelectedNetOnly". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeSelectedNetOnly".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet drouteStartIteration
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "drouteStartIteration" for command getNanoRouteMode is obsolete and has been replaced by "-drouteStartIteration". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteStartIteration".
[05/20 13:47:13   1373s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet envNumberProcessor
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "envNumberProcessor" for command getNanoRouteMode is obsolete and has been replaced by "-envNumberProcessor". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-envNumberProcessor".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet envSuperthreading
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "envSuperthreading" for command getNanoRouteMode is obsolete and has been replaced by "-envSuperthreading". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-envSuperthreading".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeTopRoutingLayer
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeTopRoutingLayer" for command getNanoRouteMode is obsolete and has been replaced by "-routeTopRoutingLayer". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeTopRoutingLayer".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeBottomRoutingLayer
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeBottomRoutingLayer" for command getNanoRouteMode is obsolete and has been replaced by "-routeBottomRoutingLayer". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeBottomRoutingLayer".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet drouteEndIteration
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "drouteEndIteration" for command getNanoRouteMode is obsolete and has been replaced by "-drouteEndIteration". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-drouteEndIteration".
[05/20 13:47:13   1373s] <CMD> getNanoRouteMode -quiet routeEcoOnlyInLayers
[05/20 13:47:13   1373s] **WARN: (IMPTCM-59):	Option "routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and has been replaced by "-routeEcoOnlyInLayers". All options will now require "-". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-routeEcoOnlyInLayers".
[05/20 13:47:13   1373s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/20 13:47:13   1373s] <CMD> timeDesign -postRoute -outDir ../work/report/
[05/20 13:47:13   1373s] Switching SI Aware to true by default in postroute mode   
[05/20 13:47:13   1373s] AAE_INFO: switching -siAware from false to true ...
[05/20 13:47:13   1373s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/20 13:47:13   1373s] 
[05/20 13:47:13   1373s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[05/20 13:47:13   1373s] 
[05/20 13:47:13   1373s] <CMD> setOptMode -yieldEffort none
[05/20 13:47:13   1373s] <CMD> setOptMode -highEffort
[05/20 13:47:13   1373s] **WARN: (IMPTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
[05/20 13:47:13   1373s] <CMD> setOptMode -maxDensity 0.95
[05/20 13:47:13   1373s] <CMD> setOptMode -drcMargin 0.0
[05/20 13:47:13   1373s] <CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
[05/20 13:47:13   1373s] <CMD> setOptMode -SimplifyNetlist false
[05/20 13:47:13   1373s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/20 13:47:13   1373s] <CMD> setDelayCalMode -engine aae -SIAware true
[05/20 13:47:13   1373s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[05/20 13:47:13   1373s] <CMD> optDesign -postRoute -outDir ../work/report/
[05/20 13:47:13   1373s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2925.0M, totSessionCpu=0:22:53 **
[05/20 13:47:13   1373s] *** optDesign #1 [begin] : totSession cpu/real = 0:22:53.2/0:04:08.4 (5.5), mem = 6588.1M
[05/20 13:47:13   1373s] Info: 24 threads available for lower-level modules during optimization.
[05/20 13:47:13   1373s] GigaOpt running with 24 threads.
[05/20 13:47:13   1373s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:22:53.2/0:04:08.4 (5.5), mem = 6588.1M
[05/20 13:47:13   1373s] **INFO: User settings:
[05/20 13:47:13   1373s] setNanoRouteMode -drouteEndIteration                            150
[05/20 13:47:13   1373s] setNanoRouteMode -extractThirdPartyCompatible                   false
[05/20 13:47:13   1373s] setNanoRouteMode -grouteExpTdStdDelay                           35.3
[05/20 13:47:13   1373s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[05/20 13:47:13   1373s] setNanoRouteMode -routeBottomRoutingLayer                       3
[05/20 13:47:13   1373s] setNanoRouteMode -routeInsertAntennaDiode                       false
[05/20 13:47:13   1373s] setNanoRouteMode -routeTdrEffort                                10
[05/20 13:47:13   1373s] setNanoRouteMode -routeTopRoutingLayer                          6
[05/20 13:47:13   1373s] setNanoRouteMode -routeWithSiDriven                             false
[05/20 13:47:13   1373s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[05/20 13:47:13   1373s] setNanoRouteMode -routeWithTimingDriven                         true
[05/20 13:47:13   1373s] setNanoRouteMode -timingEngine                                  {}
[05/20 13:47:13   1373s] setExtractRCMode -engine                                        preRoute
[05/20 13:47:13   1373s] setDelayCalMode -enable_high_fanout                             true
[05/20 13:47:13   1373s] setDelayCalMode -engine                                         aae
[05/20 13:47:13   1373s] setDelayCalMode -ignoreNetLoad                                  false
[05/20 13:47:13   1373s] setDelayCalMode -SIAware                                        true
[05/20 13:47:13   1373s] setDelayCalMode -socv_accuracy_mode                             low
[05/20 13:47:13   1373s] setOptMode -activeHoldViews                                     { Default }
[05/20 13:47:13   1373s] setOptMode -activeSetupViews                                    { Default }
[05/20 13:47:13   1373s] setOptMode -autoSetupViews                                      { Default}
[05/20 13:47:13   1373s] setOptMode -autoTDGRSetupViews                                  { Default}
[05/20 13:47:13   1373s] setOptMode -drcMargin                                           0
[05/20 13:47:13   1373s] setOptMode -effort                                              high
[05/20 13:47:13   1373s] setOptMode -fixCap                                              true
[05/20 13:47:13   1373s] setOptMode -fixDrc                                              true
[05/20 13:47:13   1373s] setOptMode -fixFanoutLoad                                       false
[05/20 13:47:13   1373s] setOptMode -fixTran                                             true
[05/20 13:47:13   1373s] setOptMode -holdTargetSlack                                     0
[05/20 13:47:13   1373s] setOptMode -maxDensity                                          0.95
[05/20 13:47:13   1373s] setOptMode -optimizeFF                                          true
[05/20 13:47:13   1373s] setOptMode -setupTargetSlack                                    0
[05/20 13:47:13   1373s] setOptMode -simplifyNetlist                                     false
[05/20 13:47:13   1373s] setOptMode -yieldEffort                                         none
[05/20 13:47:13   1373s] setSIMode -separate_delta_delay_on_data                         true
[05/20 13:47:13   1373s] setPlaceMode -place_design_floorplan_mode                       false
[05/20 13:47:13   1373s] setPlaceMode -place_global_place_io_pins                        true
[05/20 13:47:13   1373s] setAnalysisMode -analysisType                                   onChipVariation
[05/20 13:47:13   1373s] setAnalysisMode -checkType                                      setup
[05/20 13:47:13   1373s] setAnalysisMode -clkSrcPath                                     true
[05/20 13:47:13   1373s] setAnalysisMode -clockPropagation                               forcedIdeal
[05/20 13:47:13   1373s] setAnalysisMode -cppr                                           both
[05/20 13:47:13   1373s] setAnalysisMode -usefulSkew                                     true
[05/20 13:47:13   1373s] setAnalysisMode -virtualIPO                                     false
[05/20 13:47:13   1373s] 
[05/20 13:47:13   1373s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/20 13:47:13   1373s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[05/20 13:47:13   1375s] Need call spDPlaceInit before registerPrioInstLoc.
[05/20 13:47:13   1375s] OPERPROF: Starting DPlace-Init at level 1, MEM:6839.4M, EPOCH TIME: 1747763233.560442
[05/20 13:47:13   1375s] Processing tracks to init pin-track alignment.
[05/20 13:47:13   1375s] z: 1, totalTracks: 1
[05/20 13:47:13   1375s] z: 3, totalTracks: 1
[05/20 13:47:13   1375s] z: 5, totalTracks: 1
[05/20 13:47:13   1375s] z: 7, totalTracks: 1
[05/20 13:47:13   1375s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:47:13   1375s] All LLGs are deleted
[05/20 13:47:13   1375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:13   1375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:13   1375s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:6839.4M, EPOCH TIME: 1747763233.574598
[05/20 13:47:13   1375s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:6839.4M, EPOCH TIME: 1747763233.574813
[05/20 13:47:13   1375s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6839.4M, EPOCH TIME: 1747763233.579683
[05/20 13:47:13   1375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:13   1375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:13   1375s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:6839.4M, EPOCH TIME: 1747763233.580688
[05/20 13:47:13   1375s] Max number of tech site patterns supported in site array is 256.
[05/20 13:47:13   1375s] Core basic site is unit
[05/20 13:47:13   1375s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:6839.4M, EPOCH TIME: 1747763233.595114
[05/20 13:47:13   1375s] After signature check, allow fast init is false, keep pre-filter is true.
[05/20 13:47:13   1375s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/20 13:47:13   1375s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.029, REAL:0.020, MEM:6839.4M, EPOCH TIME: 1747763233.614837
[05/20 13:47:13   1375s] SiteArray: non-trimmed site array dimensions = 210 x 2099
[05/20 13:47:13   1375s] SiteArray: use 2,420,736 bytes
[05/20 13:47:13   1375s] SiteArray: current memory after site array memory allocation 6839.4M
[05/20 13:47:13   1375s] SiteArray: FP blocked sites are writable
[05/20 13:47:13   1375s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:47:13   1375s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:6839.4M, EPOCH TIME: 1747763233.620495
[05/20 13:47:13   1375s] Process 633 wires and vias for routing blockage analysis
[05/20 13:47:13   1375s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.028, REAL:0.020, MEM:6839.4M, EPOCH TIME: 1747763233.640533
[05/20 13:47:13   1375s] SiteArray: number of non floorplan blocked sites for llg default is 440790
[05/20 13:47:13   1375s] Atter site array init, number of instance map data is 0.
[05/20 13:47:13   1375s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.159, REAL:0.069, MEM:6839.4M, EPOCH TIME: 1747763233.649228
[05/20 13:47:13   1375s] 
[05/20 13:47:13   1375s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:13   1375s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:13   1375s] OPERPROF:     Starting CMU at level 3, MEM:6839.4M, EPOCH TIME: 1747763233.661005
[05/20 13:47:13   1375s] OPERPROF:     Finished CMU at level 3, CPU:0.017, REAL:0.013, MEM:6839.4M, EPOCH TIME: 1747763233.673673
[05/20 13:47:13   1375s] 
[05/20 13:47:13   1375s] Bad Lib Cell Checking (CMU) is done! (0)
[05/20 13:47:13   1375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.192, REAL:0.097, MEM:6839.4M, EPOCH TIME: 1747763233.676994
[05/20 13:47:13   1375s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:6839.4M, EPOCH TIME: 1747763233.677106
[05/20 13:47:13   1375s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.013, REAL:0.010, MEM:6839.4M, EPOCH TIME: 1747763233.686778
[05/20 13:47:13   1375s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=6839.4MB).
[05/20 13:47:13   1375s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.236, REAL:0.137, MEM:6839.4M, EPOCH TIME: 1747763233.697538
[05/20 13:47:13   1375s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:6839.4M, EPOCH TIME: 1747763233.697707
[05/20 13:47:13   1375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:13   1375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:13   1375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:13   1375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:13   1375s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.141, REAL:0.023, MEM:6835.4M, EPOCH TIME: 1747763233.720891
[05/20 13:47:13   1375s] Effort level <high> specified for reg2reg path_group
[05/20 13:47:13   1377s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[05/20 13:47:13   1377s] **optDesign ... cpu = 0:00:04, real = 0:00:00, mem = 3234.5M, totSessionCpu=0:22:57 **
[05/20 13:47:14   1377s] Existing Dirty Nets : 0
[05/20 13:47:14   1377s] New Signature Flow (optDesignCheckOptions) ....
[05/20 13:47:14   1377s] #Taking db snapshot
[05/20 13:47:14   1377s] #Taking db snapshot ... done
[05/20 13:47:14   1377s] OPERPROF: Starting checkPlace at level 1, MEM:6774.4M, EPOCH TIME: 1747763234.079495
[05/20 13:47:14   1377s] Processing tracks to init pin-track alignment.
[05/20 13:47:14   1377s] z: 1, totalTracks: 1
[05/20 13:47:14   1377s] z: 3, totalTracks: 1
[05/20 13:47:14   1377s] z: 5, totalTracks: 1
[05/20 13:47:14   1377s] z: 7, totalTracks: 1
[05/20 13:47:14   1377s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:47:14   1377s] All LLGs are deleted
[05/20 13:47:14   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1377s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:6774.4M, EPOCH TIME: 1747763234.099536
[05/20 13:47:14   1377s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:6774.4M, EPOCH TIME: 1747763234.100483
[05/20 13:47:14   1377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6774.4M, EPOCH TIME: 1747763234.100617
[05/20 13:47:14   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1377s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:6774.4M, EPOCH TIME: 1747763234.102013
[05/20 13:47:14   1377s] Max number of tech site patterns supported in site array is 256.
[05/20 13:47:14   1377s] Core basic site is unit
[05/20 13:47:14   1377s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:6774.4M, EPOCH TIME: 1747763234.115989
[05/20 13:47:14   1377s] After signature check, allow fast init is false, keep pre-filter is true.
[05/20 13:47:14   1377s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/20 13:47:14   1377s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.024, REAL:0.019, MEM:6774.4M, EPOCH TIME: 1747763234.134897
[05/20 13:47:14   1377s] SiteArray: non-trimmed site array dimensions = 210 x 2099
[05/20 13:47:14   1377s] SiteArray: use 2,420,736 bytes
[05/20 13:47:14   1377s] SiteArray: current memory after site array memory allocation 6774.4M
[05/20 13:47:14   1377s] SiteArray: FP blocked sites are writable
[05/20 13:47:14   1377s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:47:14   1377s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:6774.4M, EPOCH TIME: 1747763234.141903
[05/20 13:47:14   1377s] Process 633 wires and vias for routing blockage analysis
[05/20 13:47:14   1377s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.023, REAL:0.017, MEM:6774.4M, EPOCH TIME: 1747763234.159343
[05/20 13:47:14   1377s] SiteArray: number of non floorplan blocked sites for llg default is 440790
[05/20 13:47:14   1377s] Atter site array init, number of instance map data is 0.
[05/20 13:47:14   1377s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.141, REAL:0.065, MEM:6774.4M, EPOCH TIME: 1747763234.166709
[05/20 13:47:14   1377s] 
[05/20 13:47:14   1377s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:14   1377s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:14   1377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.156, REAL:0.079, MEM:6774.4M, EPOCH TIME: 1747763234.179856
[05/20 13:47:14   1377s] Begin checking placement ... (start mem=6774.4M, init mem=6774.4M)
[05/20 13:47:14   1377s] Begin checking exclusive groups violation ...
[05/20 13:47:14   1377s] There are 0 groups to check, max #box is 0, total #box is 0
[05/20 13:47:14   1377s] Finished checking exclusive groups violations. Found 0 Vio.
[05/20 13:47:14   1377s] 
[05/20 13:47:14   1377s] Running CheckPlace using 24 threads!...
[05/20 13:47:14   1377s] 
[05/20 13:47:14   1377s] ...checkPlace MT is done!
[05/20 13:47:14   1377s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee3d20.
[05/20 13:47:14   1377s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 2 out of 3 thread pools are available.
[05/20 13:47:14   1377s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6742.4M, EPOCH TIME: 1747763234.289353
[05/20 13:47:14   1377s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.017, REAL:0.017, MEM:6742.4M, EPOCH TIME: 1747763234.306308
[05/20 13:47:14   1377s] *info: Placed = 25694          (Fixed = 4346)
[05/20 13:47:14   1377s] *info: Unplaced = 0           
[05/20 13:47:14   1377s] Placement Density:40.42%(281959/697612)
[05/20 13:47:14   1377s] Placement Density (including fixed std cells):41.01%(288906/704559)
[05/20 13:47:14   1377s] All LLGs are deleted
[05/20 13:47:14   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25694).
[05/20 13:47:14   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1377s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:6742.4M, EPOCH TIME: 1747763234.315204
[05/20 13:47:14   1377s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:6742.4M, EPOCH TIME: 1747763234.315381
[05/20 13:47:14   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1377s] Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=6742.4M)
[05/20 13:47:14   1377s] OPERPROF: Finished checkPlace at level 1, CPU:0.660, REAL:0.237, MEM:6742.4M, EPOCH TIME: 1747763234.316840
[05/20 13:47:14   1377s]  Initial DC engine is -> aae
[05/20 13:47:14   1377s]  
[05/20 13:47:14   1377s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[05/20 13:47:14   1377s]  
[05/20 13:47:14   1377s]  
[05/20 13:47:14   1377s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[05/20 13:47:14   1377s]  
[05/20 13:47:14   1377s] Reset EOS DB
[05/20 13:47:14   1377s] Ignoring AAE DB Resetting ...
[05/20 13:47:14   1377s]  Set Options for AAE Based Opt flow 
[05/20 13:47:14   1377s] *** optDesign -postRoute ***
[05/20 13:47:14   1377s] DRC Margin: user margin 0.0; extra margin 0
[05/20 13:47:14   1377s] Setup Target Slack: user slack 0
[05/20 13:47:14   1377s] Hold Target Slack: user slack 0
[05/20 13:47:14   1378s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/20 13:47:14   1378s] Opt: RC extraction mode changed to 'detail'
[05/20 13:47:14   1378s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/20 13:47:14   1378s] Type 'man IMPOPT-3195' for more detail.
[05/20 13:47:14   1378s] All LLGs are deleted
[05/20 13:47:14   1378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1378s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:6742.4M, EPOCH TIME: 1747763234.493369
[05/20 13:47:14   1378s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:6742.4M, EPOCH TIME: 1747763234.493572
[05/20 13:47:14   1378s] OPERPROF: Starting spInitSiteArr at level 1, MEM:6742.4M, EPOCH TIME: 1747763234.498635
[05/20 13:47:14   1378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1378s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:6742.4M, EPOCH TIME: 1747763234.499507
[05/20 13:47:14   1378s] Max number of tech site patterns supported in site array is 256.
[05/20 13:47:14   1378s] Core basic site is unit
[05/20 13:47:14   1378s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:6742.4M, EPOCH TIME: 1747763234.513182
[05/20 13:47:14   1378s] After signature check, allow fast init is false, keep pre-filter is true.
[05/20 13:47:14   1378s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/20 13:47:14   1378s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.028, REAL:0.022, MEM:6774.4M, EPOCH TIME: 1747763234.534939
[05/20 13:47:14   1378s] SiteArray: non-trimmed site array dimensions = 210 x 2099
[05/20 13:47:14   1378s] SiteArray: use 2,420,736 bytes
[05/20 13:47:14   1378s] SiteArray: current memory after site array memory allocation 6774.4M
[05/20 13:47:14   1378s] SiteArray: FP blocked sites are writable
[05/20 13:47:14   1378s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:6774.4M, EPOCH TIME: 1747763234.541216
[05/20 13:47:14   1378s] Process 633 wires and vias for routing blockage analysis
[05/20 13:47:14   1378s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.025, REAL:0.019, MEM:6774.4M, EPOCH TIME: 1747763234.560660
[05/20 13:47:14   1378s] SiteArray: number of non floorplan blocked sites for llg default is 440790
[05/20 13:47:14   1378s] Atter site array init, number of instance map data is 0.
[05/20 13:47:14   1378s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.173, REAL:0.070, MEM:6774.4M, EPOCH TIME: 1747763234.569863
[05/20 13:47:14   1378s] 
[05/20 13:47:14   1378s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:14   1378s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:14   1378s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.186, REAL:0.083, MEM:6774.4M, EPOCH TIME: 1747763234.581990
[05/20 13:47:14   1378s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:14   1378s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:14   1378s] 
[05/20 13:47:14   1378s] TimeStamp Deleting Cell Server Begin ...
[05/20 13:47:14   1378s] Deleting Lib Analyzer.
[05/20 13:47:14   1378s] 
[05/20 13:47:14   1378s] TimeStamp Deleting Cell Server End ...
[05/20 13:47:14   1378s] Multi-VT timing optimization disabled based on library information.
[05/20 13:47:14   1378s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/20 13:47:14   1378s] 
[05/20 13:47:14   1378s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/20 13:47:14   1378s] Summary for sequential cells identification: 
[05/20 13:47:14   1378s]   Identified SBFF number: 53
[05/20 13:47:14   1378s]   Identified MBFF number: 0
[05/20 13:47:14   1378s]   Identified SB Latch number: 0
[05/20 13:47:14   1378s]   Identified MB Latch number: 0
[05/20 13:47:14   1378s]   Not identified SBFF number: 0
[05/20 13:47:14   1378s]   Not identified MBFF number: 0
[05/20 13:47:14   1378s]   Not identified SB Latch number: 0
[05/20 13:47:14   1378s]   Not identified MB Latch number: 0
[05/20 13:47:14   1378s]   Number of sequential cells which are not FFs: 35
[05/20 13:47:14   1378s]  Visiting view : Default
[05/20 13:47:14   1378s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:47:14   1378s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:47:14   1378s]  Visiting view : Default
[05/20 13:47:14   1378s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:47:14   1378s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:47:14   1378s] TLC MultiMap info (StdDelay):
[05/20 13:47:14   1378s]   : Delay + libSTD + 1 + no RcCorner := 31.4ps
[05/20 13:47:14   1378s]   : Delay + libSTD + 1 + rc := 35.3ps
[05/20 13:47:14   1378s]  Setting StdDelay to: 35.3ps
[05/20 13:47:14   1378s] 
[05/20 13:47:14   1378s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/20 13:47:14   1378s] 
[05/20 13:47:14   1378s] TimeStamp Deleting Cell Server Begin ...
[05/20 13:47:14   1378s] 
[05/20 13:47:14   1378s] TimeStamp Deleting Cell Server End ...
[05/20 13:47:14   1378s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.3/0:00:01.5 (3.6), totSession cpu/real = 0:22:58.5/0:04:09.9 (5.5), mem = 6774.4M
[05/20 13:47:14   1378s] 
[05/20 13:47:14   1378s] =============================================================================================
[05/20 13:47:14   1378s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.19-s058_1
[05/20 13:47:14   1378s] =============================================================================================
[05/20 13:47:14   1378s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:47:14   1378s] ---------------------------------------------------------------------------------------------
[05/20 13:47:14   1378s] [ CellServerInit         ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.6
[05/20 13:47:14   1378s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:47:14   1378s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:47:14   1378s] [ CheckPlace             ]      1   0:00:00.2  (  16.2 % )     0:00:00.2 /  0:00:00.7    2.7
[05/20 13:47:14   1378s] [ MISC                   ]          0:00:01.2  (  82.5 % )     0:00:01.2 /  0:00:04.6    3.8
[05/20 13:47:14   1378s] ---------------------------------------------------------------------------------------------
[05/20 13:47:14   1378s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:05.3    3.6
[05/20 13:47:14   1378s] ---------------------------------------------------------------------------------------------
[05/20 13:47:14   1378s] 
[05/20 13:47:14   1378s] ** INFO : this run is activating 'postRoute' automaton
[05/20 13:47:14   1378s] **INFO: flowCheckPoint #1 InitialSummary
[05/20 13:47:14   1378s] Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=25694 and nets=27127 using extraction engine 'postRoute' at effort level 'low' .
[05/20 13:47:14   1378s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/20 13:47:14   1378s] Type 'man IMPEXT-3530' for more detail.
[05/20 13:47:14   1378s] PostRoute (effortLevel low) RC Extraction called for design snn_fixed_16_2_4_4_2.
[05/20 13:47:14   1378s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/20 13:47:14   1378s] Type 'man IMPEXT-6197' for more detail.
[05/20 13:47:14   1378s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/20 13:47:14   1378s] * Layer Id             : 1 - M1
[05/20 13:47:14   1378s]       Thickness        : 0.1
[05/20 13:47:14   1378s]       Min Width        : 0.17
[05/20 13:47:14   1378s]       Layer Dielectric : 4.1
[05/20 13:47:14   1378s] * Layer Id             : 2 - M2
[05/20 13:47:14   1378s]       Thickness        : 0.35
[05/20 13:47:14   1378s]       Min Width        : 0.14
[05/20 13:47:14   1378s]       Layer Dielectric : 4.1
[05/20 13:47:14   1378s] * Layer Id             : 3 - M3
[05/20 13:47:14   1378s]       Thickness        : 0.35
[05/20 13:47:14   1378s]       Min Width        : 0.14
[05/20 13:47:14   1378s]       Layer Dielectric : 4.1
[05/20 13:47:14   1378s] * Layer Id             : 4 - M4
[05/20 13:47:14   1378s]       Thickness        : 0.8
[05/20 13:47:14   1378s]       Min Width        : 0.3
[05/20 13:47:14   1378s]       Layer Dielectric : 4.1
[05/20 13:47:14   1378s] * Layer Id             : 5 - M5
[05/20 13:47:14   1378s]       Thickness        : 0.8
[05/20 13:47:14   1378s]       Min Width        : 0.3
[05/20 13:47:14   1378s]       Layer Dielectric : 4.1
[05/20 13:47:14   1378s] * Layer Id             : 6 - M6
[05/20 13:47:14   1378s]       Thickness        : 1.2
[05/20 13:47:14   1378s]       Min Width        : 1.6
[05/20 13:47:14   1378s]       Layer Dielectric : 4.1
[05/20 13:47:14   1378s] * Layer Id             : 7 - M7
[05/20 13:47:14   1378s]       Thickness        : 2
[05/20 13:47:14   1378s]       Min Width        : 10
[05/20 13:47:14   1378s]       Layer Dielectric : 4.1
[05/20 13:47:14   1378s] extractDetailRC Option : -outfile /tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d  -basic
[05/20 13:47:14   1378s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/20 13:47:14   1378s] Capacitance Scaling Factor   : 1.00000
[05/20 13:47:14   1378s] Resistance Scaling Factor    : 1.00000
[05/20 13:47:14   1378s] Coupling Cap. Scaling Factor : 1.00000
[05/20 13:47:14   1378s] Clock Cap Scaling Factor    : 1.00000
[05/20 13:47:14   1378s] Clock Res. Scaling Factor    : 1.00000
[05/20 13:47:14   1378s] Clock coupling capacitance Scaling Factor    : 1.00000
[05/20 13:47:14   1378s] Shrink Factor                : 1.00000
[05/20 13:47:15   1378s] 
[05/20 13:47:15   1378s] Trim Metal Layers:
[05/20 13:47:15   1378s] LayerId::1 widthSet size::1
[05/20 13:47:15   1378s] LayerId::2 widthSet size::1
[05/20 13:47:15   1378s] LayerId::3 widthSet size::1
[05/20 13:47:15   1378s] LayerId::4 widthSet size::1
[05/20 13:47:15   1378s] LayerId::5 widthSet size::1
[05/20 13:47:15   1378s] LayerId::6 widthSet size::1
[05/20 13:47:15   1378s] LayerId::7 widthSet size::1
[05/20 13:47:15   1378s] eee: pegSigSF::1.070000
[05/20 13:47:15   1379s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 6774.4M)
[05/20 13:47:15   1379s] Creating parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for storing RC.
[05/20 13:47:15   1379s] Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 6798.4M)
[05/20 13:47:16   1379s] Extracted 20.0005% (CPU Time= 0:00:01.0  MEM= 6798.4M)
[05/20 13:47:16   1380s] Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 6798.4M)
[05/20 13:47:17   1381s] Extracted 40.0005% (CPU Time= 0:00:02.4  MEM= 6798.4M)
[05/20 13:47:17   1381s] Extracted 50.0006% (CPU Time= 0:00:02.5  MEM= 6798.4M)
[05/20 13:47:17   1381s] Extracted 60.0006% (CPU Time= 0:00:02.8  MEM= 6798.4M)
[05/20 13:47:18   1381s] Extracted 70.0007% (CPU Time= 0:00:03.0  MEM= 6798.4M)
[05/20 13:47:18   1382s] Extracted 80.0007% (CPU Time= 0:00:03.3  MEM= 6798.4M)
[05/20 13:47:19   1383s] Extracted 90.0007% (CPU Time= 0:00:04.5  MEM= 6798.4M)
[05/20 13:47:19   1383s] Extracted 100% (CPU Time= 0:00:04.9  MEM= 6798.4M)
[05/20 13:47:20   1383s] Number of Extracted Resistors     : 504576
[05/20 13:47:20   1383s] Number of Extracted Ground Cap.   : 524504
[05/20 13:47:20   1383s] Number of Extracted Coupling Cap. : 915904
[05/20 13:47:20   1383s] Opening parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for reading (mem: 6774.449M)
[05/20 13:47:20   1383s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/20 13:47:20   1383s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 6774.4M)
[05/20 13:47:20   1383s] Creating parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb_Filter.rcdb.d' for storing RC.
[05/20 13:47:20   1384s] Closing parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d': 26980 access done (mem: 6774.449M)
[05/20 13:47:20   1384s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=6774.449M)
[05/20 13:47:20   1384s] Opening parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for reading (mem: 6774.449M)
[05/20 13:47:20   1384s] processing rcdb (/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d) for hinst (top) of cell (snn_fixed_16_2_4_4_2);
[05/20 13:47:21   1384s] Closing parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d': 0 access done (mem: 6774.449M)
[05/20 13:47:21   1384s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=6774.449M)
[05/20 13:47:21   1384s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:07.0  MEM: 6774.449M)
[05/20 13:47:21   1384s] Opening parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for reading (mem: 6774.449M)
[05/20 13:47:21   1384s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 6774.4M)
[05/20 13:47:21   1384s] 
[05/20 13:47:21   1384s] Trim Metal Layers:
[05/20 13:47:21   1385s] LayerId::1 widthSet size::1
[05/20 13:47:21   1385s] LayerId::2 widthSet size::1
[05/20 13:47:21   1385s] LayerId::3 widthSet size::1
[05/20 13:47:21   1385s] LayerId::4 widthSet size::1
[05/20 13:47:21   1385s] LayerId::5 widthSet size::1
[05/20 13:47:21   1385s] LayerId::6 widthSet size::1
[05/20 13:47:21   1385s] LayerId::7 widthSet size::1
[05/20 13:47:21   1385s] eee: pegSigSF::1.070000
[05/20 13:47:21   1385s] AAE DB initialization (MEM=6783.99 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/20 13:47:21   1385s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:23:05.0/0:04:16.4 (5.4), mem = 6784.0M
[05/20 13:47:21   1385s] AAE_INFO: switching -siAware from true to false ...
[05/20 13:47:21   1385s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[05/20 13:47:21   1385s] OPTC: user 20.0
[05/20 13:47:21   1387s] Starting delay calculation for Hold views
[05/20 13:47:21   1387s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/20 13:47:21   1387s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[05/20 13:47:21   1387s] AAE DB initialization (MEM=6781.99 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/20 13:47:21   1387s] #################################################################################
[05/20 13:47:21   1387s] # Design Stage: PostRoute
[05/20 13:47:21   1387s] # Design Name: snn_fixed_16_2_4_4_2
[05/20 13:47:21   1387s] # Design Mode: 90nm
[05/20 13:47:21   1387s] # Analysis Mode: MMMC OCV 
[05/20 13:47:21   1387s] # Parasitics Mode: SPEF/RCDB 
[05/20 13:47:21   1387s] # Signoff Settings: SI Off 
[05/20 13:47:21   1387s] #################################################################################
[05/20 13:47:21   1387s] Topological Sorting (REAL = 0:00:00.0, MEM = 6782.0M, InitMEM = 6782.0M)
[05/20 13:47:21   1387s] Calculate late delays in OCV mode...
[05/20 13:47:21   1387s] Calculate early delays in OCV mode...
[05/20 13:47:21   1387s] Start delay calculation (fullDC) (24 T). (MEM=6781.99)
[05/20 13:47:21   1387s] Start AAE Lib Loading. (MEM=6801.71)
[05/20 13:47:21   1387s] End AAE Lib Loading. (MEM=6820.79 CPU=0:00:00.0 Real=0:00:00.0)
[05/20 13:47:21   1387s] End AAE Lib Interpolated Model. (MEM=6820.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:47:22   1396s] Total number of fetched objects 26980
[05/20 13:47:22   1396s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/20 13:47:22   1396s] End delay calculation. (MEM=8243.03 CPU=0:00:07.7 REAL=0:00:00.0)
[05/20 13:47:23   1396s] End delay calculation (fullDC). (MEM=8243.03 CPU=0:00:08.9 REAL=0:00:02.0)
[05/20 13:47:23   1396s] *** CDM Built up (cpu=0:00:09.0  real=0:00:02.0  mem= 8243.0M) ***
[05/20 13:47:23   1399s] *** Done Building Timing Graph (cpu=0:00:11.5 real=0:00:02.0 totSessionCpu=0:23:19 mem=7040.0M)
[05/20 13:47:23   1399s] Done building cte hold timing graph (HoldAware) cpu=0:00:14.0 real=0:00:02.0 totSessionCpu=0:23:19 mem=7040.0M ***
[05/20 13:47:23   1400s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[05/20 13:47:23   1400s] AAE_INFO: switching -siAware from false to true ...
[05/20 13:47:23   1400s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[05/20 13:47:24   1403s] Starting delay calculation for Setup views
[05/20 13:47:24   1403s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/20 13:47:24   1403s] AAE_INFO: resetNetProps viewIdx 0 
[05/20 13:47:24   1403s] Starting SI iteration 1 using Infinite Timing Windows
[05/20 13:47:24   1403s] #################################################################################
[05/20 13:47:24   1403s] # Design Stage: PostRoute
[05/20 13:47:24   1403s] # Design Name: snn_fixed_16_2_4_4_2
[05/20 13:47:24   1403s] # Design Mode: 90nm
[05/20 13:47:24   1403s] # Analysis Mode: MMMC OCV 
[05/20 13:47:24   1403s] # Parasitics Mode: SPEF/RCDB 
[05/20 13:47:24   1403s] # Signoff Settings: SI On 
[05/20 13:47:24   1403s] #################################################################################
[05/20 13:47:24   1404s] Topological Sorting (REAL = 0:00:00.0, MEM = 7521.3M, InitMEM = 7521.3M)
[05/20 13:47:24   1404s] Setting infinite Tws ...
[05/20 13:47:24   1404s] First Iteration Infinite Tw... 
[05/20 13:47:24   1404s] Calculate early delays in OCV mode...
[05/20 13:47:24   1404s] Calculate late delays in OCV mode...
[05/20 13:47:24   1404s] Start delay calculation (fullDC) (24 T). (MEM=7521.25)
[05/20 13:47:25   1404s] End AAE Lib Interpolated Model. (MEM=7532.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:47:26   1420s] Total number of fetched objects 26980
[05/20 13:47:26   1420s] AAE_INFO-618: Total number of nets in the design is 27127,  100.0 percent of the nets selected for SI analysis
[05/20 13:47:26   1420s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[05/20 13:47:26   1420s] End delay calculation. (MEM=8099.87 CPU=0:00:15.4 REAL=0:00:01.0)
[05/20 13:47:26   1420s] End delay calculation (fullDC). (MEM=8099.87 CPU=0:00:16.3 REAL=0:00:02.0)
[05/20 13:47:26   1420s] *** CDM Built up (cpu=0:00:17.4  real=0:00:02.0  mem= 8099.9M) ***
[05/20 13:47:26   1423s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 8107.9M)
[05/20 13:47:26   1423s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/20 13:47:26   1424s] Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:00.0, MEM = 7091.9M)
[05/20 13:47:26   1424s] 
[05/20 13:47:26   1424s] Executing IPO callback for view pruning ..
[05/20 13:47:26   1424s] Starting SI iteration 2
[05/20 13:47:26   1424s] Calculate early delays in OCV mode...
[05/20 13:47:26   1424s] Calculate late delays in OCV mode...
[05/20 13:47:26   1424s] Start delay calculation (fullDC) (24 T). (MEM=7114.03)
[05/20 13:47:26   1424s] End AAE Lib Interpolated Model. (MEM=7114.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:47:27   1425s] Glitch Analysis: View Default -- Total Number of Nets Skipped = 2502. 
[05/20 13:47:27   1425s] Glitch Analysis: View Default -- Total Number of Nets Analyzed = 26980. 
[05/20 13:47:27   1425s] Total number of fetched objects 26980
[05/20 13:47:27   1425s] AAE_INFO-618: Total number of nets in the design is 27127,  0.1 percent of the nets selected for SI analysis
[05/20 13:47:27   1425s] End delay calculation. (MEM=8144.31 CPU=0:00:00.3 REAL=0:00:01.0)
[05/20 13:47:27   1425s] End delay calculation (fullDC). (MEM=8144.31 CPU=0:00:00.4 REAL=0:00:01.0)
[05/20 13:47:27   1425s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 8144.3M) ***
[05/20 13:47:27   1427s] *** Done Building Timing Graph (cpu=0:00:24.3 real=0:00:03.0 totSessionCpu=0:23:47 mem=8150.3M)
[05/20 13:47:27   1427s] End AAE Lib Interpolated Model. (MEM=8150.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:47:27   1427s] OPERPROF: Starting spInitSiteArr at level 1, MEM:8150.3M, EPOCH TIME: 1747763247.587422
[05/20 13:47:27   1427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:27   1427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:27   1427s] 
[05/20 13:47:27   1427s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:27   1427s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:27   1427s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.032, MEM:8150.3M, EPOCH TIME: 1747763247.619326
[05/20 13:47:27   1427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:27   1427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:27   1428s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.156   |      6 (6)       |
|   max_tran     |     12 (485)     |   -1.550   |     13 (486)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:8182.3M, EPOCH TIME: 1747763247.927399
[05/20 13:47:27   1428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:27   1428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:27   1428s] 
[05/20 13:47:27   1428s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:27   1428s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:27   1428s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.027, MEM:8182.3M, EPOCH TIME: 1747763247.954479
[05/20 13:47:27   1428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:27   1428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:27   1428s] Density: 40.418%
------------------------------------------------------------------

[05/20 13:47:27   1428s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:43.3/0:00:06.8 (6.3), totSession cpu/real = 0:23:48.3/0:04:23.2 (5.4), mem = 8182.3M
[05/20 13:47:27   1428s] 
[05/20 13:47:27   1428s] =============================================================================================
[05/20 13:47:27   1428s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.19-s058_1
[05/20 13:47:27   1428s] =============================================================================================
[05/20 13:47:27   1428s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:47:27   1428s] ---------------------------------------------------------------------------------------------
[05/20 13:47:27   1428s] [ ViewPruning            ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[05/20 13:47:27   1428s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:00.4 /  0:00:00.9    2.1
[05/20 13:47:27   1428s] [ DrvReport              ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.6    2.7
[05/20 13:47:27   1428s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/20 13:47:27   1428s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    2.4
[05/20 13:47:27   1428s] [ TimingUpdate           ]      4   0:00:01.9  (  28.0 % )     0:00:05.1 /  0:00:36.7    7.2
[05/20 13:47:27   1428s] [ FullDelayCalc          ]      3   0:00:03.1  (  45.9 % )     0:00:03.1 /  0:00:26.8    8.6
[05/20 13:47:27   1428s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    2.5
[05/20 13:47:27   1428s] [ MISC                   ]          0:00:01.2  (  17.3 % )     0:00:01.2 /  0:00:05.6    4.7
[05/20 13:47:27   1428s] ---------------------------------------------------------------------------------------------
[05/20 13:47:27   1428s]  BuildHoldData #1 TOTAL             0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:43.3    6.3
[05/20 13:47:27   1428s] ---------------------------------------------------------------------------------------------
[05/20 13:47:27   1428s] 
[05/20 13:47:27   1428s] **optDesign ... cpu = 0:00:55, real = 0:00:14, mem = 3386.6M, totSessionCpu=0:23:48 **
[05/20 13:47:27   1428s] OPTC: m1 20.0 20.0
[05/20 13:47:28   1428s] Setting latch borrow mode to budget during optimization.
[05/20 13:47:28   1432s] **INFO: flowCheckPoint #2 OptimizationPass1
[05/20 13:47:28   1432s] Glitch fixing enabled
[05/20 13:47:28   1432s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/20 13:47:28   1432s] **INFO: Start fixing DRV (Mem = 7182.32M) ...
[05/20 13:47:28   1432s] Begin: GigaOpt DRV Optimization
[05/20 13:47:28   1432s] Glitch fixing enabled
[05/20 13:47:28   1432s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 24  -glitch
[05/20 13:47:28   1432s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:23:52.2/0:04:23.8 (5.4), mem = 7182.3M
[05/20 13:47:28   1432s] Info: 1 clock net  excluded from IPO operation.
[05/20 13:47:28   1432s] End AAE Lib Interpolated Model. (MEM=7182.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:47:28   1432s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.783287.9
[05/20 13:47:28   1432s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/20 13:47:28   1432s] ### Creating PhyDesignMc. totSessionCpu=0:23:52 mem=7182.3M
[05/20 13:47:28   1432s] OPERPROF: Starting DPlace-Init at level 1, MEM:7182.3M, EPOCH TIME: 1747763248.649603
[05/20 13:47:28   1432s] Processing tracks to init pin-track alignment.
[05/20 13:47:28   1432s] z: 1, totalTracks: 1
[05/20 13:47:28   1432s] z: 3, totalTracks: 1
[05/20 13:47:28   1432s] z: 5, totalTracks: 1
[05/20 13:47:28   1432s] z: 7, totalTracks: 1
[05/20 13:47:28   1432s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:47:28   1432s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:7182.3M, EPOCH TIME: 1747763248.666778
[05/20 13:47:28   1432s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:28   1432s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:28   1432s] 
[05/20 13:47:28   1432s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:28   1432s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:28   1432s] 
[05/20 13:47:28   1432s]  Skipping Bad Lib Cell Checking (CMU) !
[05/20 13:47:28   1432s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.027, MEM:7182.3M, EPOCH TIME: 1747763248.693738
[05/20 13:47:28   1432s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:7182.3M, EPOCH TIME: 1747763248.693879
[05/20 13:47:28   1432s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.013, REAL:0.010, MEM:7214.3M, EPOCH TIME: 1747763248.704198
[05/20 13:47:28   1432s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7214.3MB).
[05/20 13:47:28   1432s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.059, MEM:7214.3M, EPOCH TIME: 1747763248.708289
[05/20 13:47:28   1432s] InstCnt mismatch: prevInstCnt = 21339, ttlInstCnt = 21348
[05/20 13:47:28   1432s] TotalInstCnt at PhyDesignMc Initialization: 21348
[05/20 13:47:28   1432s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:53 mem=7214.3M
[05/20 13:47:28   1432s] #optDebug: Start CG creation (mem=7214.3M)
[05/20 13:47:28   1432s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.330000 defLenToSkip 23.310000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 23.310000 
[05/20 13:47:28   1432s] (cpu=0:00:00.1, mem=7325.3M)
[05/20 13:47:28   1432s]  ...processing cgPrt (cpu=0:00:00.1, mem=7325.3M)
[05/20 13:47:28   1432s]  ...processing cgEgp (cpu=0:00:00.1, mem=7325.3M)
[05/20 13:47:28   1432s]  ...processing cgPbk (cpu=0:00:00.1, mem=7325.3M)
[05/20 13:47:28   1432s]  ...processing cgNrb(cpu=0:00:00.1, mem=7325.3M)
[05/20 13:47:28   1432s]  ...processing cgObs (cpu=0:00:00.1, mem=7325.3M)
[05/20 13:47:28   1432s]  ...processing cgCon (cpu=0:00:00.1, mem=7325.3M)
[05/20 13:47:28   1432s]  ...processing cgPdm (cpu=0:00:00.1, mem=7325.3M)
[05/20 13:47:28   1432s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=7325.3M)
[05/20 13:47:28   1432s] ### Creating RouteCongInterface, started
[05/20 13:47:28   1432s] {MMLU 0 0 26980}
[05/20 13:47:28   1432s] ### Creating LA Mngr. totSessionCpu=0:23:53 mem=7325.3M
[05/20 13:47:28   1432s] ### Creating LA Mngr, finished. totSessionCpu=0:23:53 mem=7325.3M
[05/20 13:47:28   1432s] ### Creating RouteCongInterface, finished
[05/20 13:47:28   1432s] 
[05/20 13:47:28   1432s] Creating Lib Analyzer ...
[05/20 13:47:28   1432s] 
[05/20 13:47:28   1432s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/20 13:47:29   1432s] Summary for sequential cells identification: 
[05/20 13:47:29   1432s]   Identified SBFF number: 53
[05/20 13:47:29   1432s]   Identified MBFF number: 0
[05/20 13:47:29   1432s]   Identified SB Latch number: 0
[05/20 13:47:29   1432s]   Identified MB Latch number: 0
[05/20 13:47:29   1432s]   Not identified SBFF number: 0
[05/20 13:47:29   1432s]   Not identified MBFF number: 0
[05/20 13:47:29   1432s]   Not identified SB Latch number: 0
[05/20 13:47:29   1432s]   Not identified MB Latch number: 0
[05/20 13:47:29   1432s]   Number of sequential cells which are not FFs: 35
[05/20 13:47:29   1432s]  Visiting view : Default
[05/20 13:47:29   1432s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:47:29   1432s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:47:29   1432s]  Visiting view : Default
[05/20 13:47:29   1432s]    : PowerDomain = none : Weighted F : unweighted  = 35.30 (1.000) with rcCorner = -1
[05/20 13:47:29   1432s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[05/20 13:47:29   1432s] TLC MultiMap info (StdDelay):
[05/20 13:47:29   1432s]   : Delay + libSTD + 1 + no RcCorner := 31.4ps
[05/20 13:47:29   1432s]   : Delay + libSTD + 1 + rc := 35.3ps
[05/20 13:47:29   1432s]  Setting StdDelay to: 35.3ps
[05/20 13:47:29   1432s] 
[05/20 13:47:29   1432s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/20 13:47:29   1432s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 11 threads.
[05/20 13:47:29   1432s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/20 13:47:29   1432s] Total number of usable buffers from Lib Analyzer: 10 ( scs130lp_clkbuf_1 scs130lp_buf_1 scs130lp_clkbuf_2 scs130lp_buf_2 scs130lp_clkbuf_4 scs130lp_buf_4 scs130lp_clkbuf_8 scs130lp_buf_8 scs130lp_clkbuf_16 scs130lp_buf_16)
[05/20 13:47:29   1432s] Total number of usable inverters from Lib Analyzer: 13 ( scs130lp_inv_1 scs130lp_inv_2 scs130lp_clkinv_1 scs130lp_clkinv_2 scs130lp_inv_4 scs130lp_clkinvlp_4 scs130lp_clkinv_4 scs130lp_inv_8 scs130lp_clkinv_8 scs130lp_bufinv_8 scs130lp_inv_16 scs130lp_clkinv_16 scs130lp_bufinv_16)
[05/20 13:47:29   1432s] Total number of usable delay cells from Lib Analyzer: 25 ( scs130lp_clkbuf_lp scs130lp_buflp_1 scs130lp_buf_lp scs130lp_clkbuflp_2 scs130lp_buflp_2 scs130lp_dlygate4s50_1 scs130lp_dlygate4s18_1 scs130lp_dlygate4s15_1 scs130lp_clkdlybuf4s50_1 scs130lp_clkdlybuf4s25_1 scs130lp_clkdlybuf4s18_1 scs130lp_clkdlybuf4s15_1 scs130lp_clkbuflp_4 scs130lp_dlymetal6s6s_1 scs130lp_dlymetal6s4s_1 scs130lp_clkdlybuf4s50_2 scs130lp_clkdlybuf4s25_2 scs130lp_clkdlybuf4s18_2 scs130lp_clkdlybuf4s15_2 scs130lp_buflp_4 scs130lp_clkbuflp_8 scs130lp_bufbuf_8 scs130lp_buflp_8 scs130lp_clkbuflp_16 scs130lp_bufbuf_16)
[05/20 13:47:29   1432s] 
[05/20 13:47:29   1433s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:54 mem=7325.3M
[05/20 13:47:29   1433s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:54 mem=7325.3M
[05/20 13:47:29   1433s] Creating Lib Analyzer, finished. 
[05/20 13:47:30   1433s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[05/20 13:47:30   1433s] [GPS-DRV] Optimizer parameters ============================= 
[05/20 13:47:30   1433s] [GPS-DRV] maxDensity (design): 0.95
[05/20 13:47:30   1433s] [GPS-DRV] maxLocalDensity: 0.96
[05/20 13:47:30   1433s] [GPS-DRV] MaxBufDistForPlaceBlk: 9995 Microns
[05/20 13:47:30   1433s] [GPS-DRV] MaintainWNS: 1
[05/20 13:47:30   1433s] [GPS-DRV] All active and enabled setup views
[05/20 13:47:30   1433s] [GPS-DRV]     Default
[05/20 13:47:30   1433s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[05/20 13:47:30   1433s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[05/20 13:47:30   1433s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/20 13:47:30   1433s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/20 13:47:30   1433s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:8406.6M, EPOCH TIME: 1747763250.086122
[05/20 13:47:30   1433s] Found 0 hard placement blockage before merging.
[05/20 13:47:30   1433s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:8406.6M, EPOCH TIME: 1747763250.086651
[05/20 13:47:30   1434s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 24 threads.
[05/20 13:47:30   1434s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:47:30   1434s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:47:30   1434s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[05/20 13:47:30   1434s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:47:30   1434s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/20 13:47:30   1434s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:47:30   1434s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:47:30   1434s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:47:30   1434s] Info: violation cost 125.811684 (cap = 1.518008, tran = 124.293678, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:47:30   1434s] |    15|   625|    -1.58|     6|     6|    -0.16|     0|     0|     0|     0|     0|     0|199978.06|     0.00|       0|       0|       0| 40.42%|          |         |
[05/20 13:47:31   1441s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[05/20 13:47:31   1442s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:47:31   1442s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:47:31   1442s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:47:31   1442s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|199978.06|     0.00|       5|       3|      14| 40.43%| 0:00:01.0|  9329.2M|
[05/20 13:47:31   1442s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 24 threads.
[05/20 13:47:31   1442s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/20 13:47:31   1442s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/20 13:47:31   1442s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|199978.06|     0.00|       0|       0|       0| 40.43%| 0:00:00.0|  9329.2M|
[05/20 13:47:31   1442s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/20 13:47:31   1442s] 
[05/20 13:47:31   1442s] *** Finish DRV Fixing (cpu=0:00:08.7 real=0:00:01.0 mem=9329.2M) ***
[05/20 13:47:31   1442s] 
[05/20 13:47:31   1442s] Deleting 0 temporary hard placement blockage(s).
[05/20 13:47:31   1442s] Total-nets :: 26988, Stn-nets :: 9, ratio :: 0.0333482 %, Total-len 587013, Stn-len 1460.89
[05/20 13:47:31   1442s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:8706.8M, EPOCH TIME: 1747763251.945488
[05/20 13:47:31   1442s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25702).
[05/20 13:47:31   1442s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:32   1443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:32   1443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:32   1443s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.522, REAL:0.058, MEM:7563.8M, EPOCH TIME: 1747763252.003978
[05/20 13:47:32   1443s] TotalInstCnt at PhyDesignMc Destruction: 21356
[05/20 13:47:32   1443s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.783287.9
[05/20 13:47:32   1443s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:11.0/0:00:03.4 (3.2), totSession cpu/real = 0:24:03.2/0:04:27.2 (5.4), mem = 7563.8M
[05/20 13:47:32   1443s] 
[05/20 13:47:32   1443s] =============================================================================================
[05/20 13:47:32   1443s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.19-s058_1
[05/20 13:47:32   1443s] =============================================================================================
[05/20 13:47:32   1443s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:47:32   1443s] ---------------------------------------------------------------------------------------------
[05/20 13:47:32   1443s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/20 13:47:32   1443s] [ CellServerInit         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[05/20 13:47:32   1443s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  23.9 % )     0:00:00.8 /  0:00:00.9    1.0
[05/20 13:47:32   1443s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:47:32   1443s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.3    2.1
[05/20 13:47:32   1443s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/20 13:47:32   1443s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.3
[05/20 13:47:32   1443s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/20 13:47:32   1443s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.6 /  0:00:08.5    5.4
[05/20 13:47:32   1443s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:01.2 /  0:00:07.6    6.5
[05/20 13:47:32   1443s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:47:32   1443s] [ OptEval                ]      2   0:00:00.6  (  17.4 % )     0:00:00.6 /  0:00:03.9    6.6
[05/20 13:47:32   1443s] [ OptCommit              ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.4
[05/20 13:47:32   1443s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   2.4 % )     0:00:00.4 /  0:00:02.4    6.7
[05/20 13:47:32   1443s] [ IncrDelayCalc          ]     37   0:00:00.3  (   8.3 % )     0:00:00.3 /  0:00:02.4    8.3
[05/20 13:47:32   1443s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    1.3
[05/20 13:47:32   1443s] [ DrvFindVioNets         ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.5    7.3
[05/20 13:47:32   1443s] [ DrvComputeSummary      ]      3   0:00:00.3  (   8.4 % )     0:00:00.3 /  0:00:00.3    1.1
[05/20 13:47:32   1443s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/20 13:47:32   1443s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:01.2    6.8
[05/20 13:47:32   1443s] [ MISC                   ]          0:00:00.5  (  13.2 % )     0:00:00.5 /  0:00:00.9    2.0
[05/20 13:47:32   1443s] ---------------------------------------------------------------------------------------------
[05/20 13:47:32   1443s]  DrvOpt #1 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:11.0    3.2
[05/20 13:47:32   1443s] ---------------------------------------------------------------------------------------------
[05/20 13:47:32   1443s] 
[05/20 13:47:32   1443s] **INFO: Skipping refine place as no non-legal commits were detected
[05/20 13:47:32   1443s] End: GigaOpt DRV Optimization
[05/20 13:47:32   1443s] **optDesign ... cpu = 0:01:10, real = 0:00:19, mem = 3618.8M, totSessionCpu=0:24:03 **
[05/20 13:47:32   1443s] *info:
[05/20 13:47:32   1443s] **INFO: Completed fixing DRV (CPU Time = 0:00:11, Mem = 7561.75M).
[05/20 13:47:32   1443s] OPERPROF: Starting spInitSiteArr at level 1, MEM:7561.8M, EPOCH TIME: 1747763252.025828
[05/20 13:47:32   1443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:32   1443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:32   1443s] 
[05/20 13:47:32   1443s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:32   1443s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:32   1443s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.028, MEM:7561.8M, EPOCH TIME: 1747763252.053792
[05/20 13:47:32   1443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:32   1443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:32   1444s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.18min real=0.07min mem=7561.8M)
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:8131.1M, EPOCH TIME: 1747763252.331013
[05/20 13:47:32   1444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:32   1444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:32   1444s] 
[05/20 13:47:32   1444s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:32   1444s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:32   1444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.027, MEM:8131.1M, EPOCH TIME: 1747763252.358041
[05/20 13:47:32   1444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:32   1444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:32   1444s] Density: 40.427%
------------------------------------------------------------------

[05/20 13:47:32   1444s] **optDesign ... cpu = 0:01:11, real = 0:00:19, mem = 3590.5M, totSessionCpu=0:24:04 **
[05/20 13:47:32   1444s]   DRV Snapshot: (REF)
[05/20 13:47:32   1444s]          Tran DRV: 0 (1)
[05/20 13:47:32   1444s]           Cap DRV: 0 (1)
[05/20 13:47:32   1444s]        Fanout DRV: 0 (0)
[05/20 13:47:32   1444s]            Glitch: 0 (0)
[05/20 13:47:32   1444s] *** Timing Is met
[05/20 13:47:32   1444s] *** Check timing (0:00:00.0)
[05/20 13:47:32   1444s] *** Setup timing is met (target slack 0ns)
[05/20 13:47:32   1445s]   Timing Snapshot: (REF)
[05/20 13:47:32   1445s]      Weighted WNS: 0.000
[05/20 13:47:32   1445s]       All  PG WNS: 0.000
[05/20 13:47:32   1445s]       High PG WNS: 0.000
[05/20 13:47:32   1445s]       All  PG TNS: 0.000
[05/20 13:47:32   1445s]       High PG TNS: 0.000
[05/20 13:47:32   1445s]       Low  PG TNS: 0.000
[05/20 13:47:32   1445s]    Category Slack: { [L, 199978.062] [H, 199978.062] }
[05/20 13:47:32   1445s] 
[05/20 13:47:32   1445s] **INFO: flowCheckPoint #3 OptimizationPreEco
[05/20 13:47:32   1445s] Running postRoute recovery in preEcoRoute mode
[05/20 13:47:32   1445s] **optDesign ... cpu = 0:01:12, real = 0:00:19, mem = 3590.1M, totSessionCpu=0:24:05 **
[05/20 13:47:32   1445s]   DRV Snapshot: (TGT)
[05/20 13:47:32   1445s]          Tran DRV: 0 (1)
[05/20 13:47:32   1445s]           Cap DRV: 0 (1)
[05/20 13:47:32   1445s]        Fanout DRV: 0 (0)
[05/20 13:47:32   1445s]            Glitch: 0 (0)
[05/20 13:47:32   1445s] Checking DRV degradation...
[05/20 13:47:32   1445s] 
[05/20 13:47:32   1445s] Recovery Manager:
[05/20 13:47:32   1445s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/20 13:47:32   1445s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/20 13:47:32   1445s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[05/20 13:47:32   1445s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[05/20 13:47:32   1445s] 
[05/20 13:47:32   1445s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/20 13:47:32   1445s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=7556.96M, totSessionCpu=0:24:06).
[05/20 13:47:32   1445s] **optDesign ... cpu = 0:01:13, real = 0:00:19, mem = 3590.3M, totSessionCpu=0:24:06 **
[05/20 13:47:32   1445s] 
[05/20 13:47:33   1446s]   DRV Snapshot: (REF)
[05/20 13:47:33   1446s]          Tran DRV: 0 (1)
[05/20 13:47:33   1446s]           Cap DRV: 0 (1)
[05/20 13:47:33   1446s]        Fanout DRV: 0 (0)
[05/20 13:47:33   1446s]            Glitch: 0 (0)
[05/20 13:47:33   1446s] Skipping pre eco harden opt
[05/20 13:47:33   1446s] Running refinePlace -preserveRouting true -hardFence false
[05/20 13:47:33   1446s] OPERPROF: Starting RefinePlace2 at level 1, MEM:8033.9M, EPOCH TIME: 1747763253.105995
[05/20 13:47:33   1446s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:8033.9M, EPOCH TIME: 1747763253.106142
[05/20 13:47:33   1446s] OPERPROF:     Starting DPlace-Init at level 3, MEM:8033.9M, EPOCH TIME: 1747763253.106309
[05/20 13:47:33   1446s] Processing tracks to init pin-track alignment.
[05/20 13:47:33   1446s] z: 1, totalTracks: 1
[05/20 13:47:33   1446s] z: 3, totalTracks: 1
[05/20 13:47:33   1446s] z: 5, totalTracks: 1
[05/20 13:47:33   1446s] z: 7, totalTracks: 1
[05/20 13:47:33   1446s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:47:33   1446s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:8033.9M, EPOCH TIME: 1747763253.138696
[05/20 13:47:33   1446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:33   1446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:33   1446s] 
[05/20 13:47:33   1446s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:33   1446s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:33   1446s] 
[05/20 13:47:33   1446s]  Skipping Bad Lib Cell Checking (CMU) !
[05/20 13:47:33   1446s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.041, REAL:0.038, MEM:8033.9M, EPOCH TIME: 1747763253.176845
[05/20 13:47:33   1446s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:8033.9M, EPOCH TIME: 1747763253.176994
[05/20 13:47:33   1446s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.013, REAL:0.010, MEM:8033.9M, EPOCH TIME: 1747763253.187192
[05/20 13:47:33   1446s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=8033.9MB).
[05/20 13:47:33   1446s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.085, MEM:8033.9M, EPOCH TIME: 1747763253.191296
[05/20 13:47:33   1446s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.090, REAL:0.085, MEM:8033.9M, EPOCH TIME: 1747763253.191378
[05/20 13:47:33   1446s] TDRefine: refinePlace mode is spiral
[05/20 13:47:33   1446s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.783287.5
[05/20 13:47:33   1446s] OPERPROF:   Starting RefinePlace at level 2, MEM:8033.9M, EPOCH TIME: 1747763253.191550
[05/20 13:47:33   1446s] *** Starting refinePlace (0:24:06 mem=8033.9M) ***
[05/20 13:47:33   1446s] Total net bbox length = 4.621e+05 (2.092e+05 2.529e+05) (ext = 6.898e+02)
[05/20 13:47:33   1446s] 
[05/20 13:47:33   1446s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:33   1446s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:33   1446s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:47:33   1446s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:47:33   1446s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:8033.9M, EPOCH TIME: 1747763253.221584
[05/20 13:47:33   1446s] Starting refinePlace ...
[05/20 13:47:33   1446s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:47:33   1446s] One DDP V2 for no tweak run.
[05/20 13:47:33   1446s] (I)      Default pattern map key = snn_fixed_16_2_4_4_2_default.
[05/20 13:47:33   1446s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:8385.9M, EPOCH TIME: 1747763253.280737
[05/20 13:47:33   1446s] DDP initSite1 nrRow 210 nrJob 210
[05/20 13:47:33   1446s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:8385.9M, EPOCH TIME: 1747763253.280982
[05/20 13:47:33   1446s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.001, REAL:0.000, MEM:8385.9M, EPOCH TIME: 1747763253.281281
[05/20 13:47:33   1446s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:8385.9M, EPOCH TIME: 1747763253.281376
[05/20 13:47:33   1446s] DDP markSite nrRow 210 nrJob 210
[05/20 13:47:33   1446s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.002, REAL:0.000, MEM:8385.9M, EPOCH TIME: 1747763253.281785
[05/20 13:47:33   1446s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.003, REAL:0.001, MEM:8385.9M, EPOCH TIME: 1747763253.281960
[05/20 13:47:33   1446s]   Spread Effort: high, post-route mode, useDDP on.
[05/20 13:47:33   1446s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=8033.9MB) @(0:24:06 - 0:24:07).
[05/20 13:47:33   1446s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/20 13:47:33   1446s] wireLenOptFixPriorityInst 0 inst fixed
[05/20 13:47:33   1446s] 
[05/20 13:47:33   1446s] Running Spiral MT with 24 threads  fetchWidth=150 
[05/20 13:47:33   1447s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f9309ee3d20.
[05/20 13:47:33   1447s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 1 out of 3 thread pools are available.
[05/20 13:47:33   1447s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f922faa4288.
[05/20 13:47:33   1447s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 2 out of 3 thread pools are available.
[05/20 13:47:33   1447s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/20 13:47:33   1447s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[05/20 13:47:33   1447s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/20 13:47:33   1447s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=8001.9MB) @(0:24:07 - 0:24:07).
[05/20 13:47:33   1447s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/20 13:47:33   1447s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 8001.9MB
[05/20 13:47:33   1447s] Statistics of distance of Instance movement in refine placement:
[05/20 13:47:33   1447s]   maximum (X+Y) =         0.00 um
[05/20 13:47:33   1447s]   mean    (X+Y) =         0.00 um
[05/20 13:47:33   1447s] Summary Report:
[05/20 13:47:33   1447s] Instances move: 0 (out of 21356 movable)
[05/20 13:47:33   1447s] Instances flipped: 0
[05/20 13:47:33   1447s] Mean displacement: 0.00 um
[05/20 13:47:33   1447s] Max displacement: 0.00 um 
[05/20 13:47:33   1447s] Total instances moved : 0
[05/20 13:47:33   1447s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.825, REAL:0.454, MEM:8001.9M, EPOCH TIME: 1747763253.675948
[05/20 13:47:33   1447s] Total net bbox length = 4.621e+05 (2.092e+05 2.529e+05) (ext = 6.898e+02)
[05/20 13:47:33   1447s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 8001.9MB
[05/20 13:47:33   1447s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=8001.9MB) @(0:24:06 - 0:24:07).
[05/20 13:47:33   1447s] *** Finished refinePlace (0:24:07 mem=8001.9M) ***
[05/20 13:47:33   1447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.783287.5
[05/20 13:47:33   1447s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.867, REAL:0.496, MEM:8001.9M, EPOCH TIME: 1747763253.687688
[05/20 13:47:33   1447s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:8001.9M, EPOCH TIME: 1747763253.687785
[05/20 13:47:33   1447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25702).
[05/20 13:47:33   1447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:33   1447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:33   1447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:33   1447s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.133, REAL:0.031, MEM:7554.9M, EPOCH TIME: 1747763253.719210
[05/20 13:47:33   1447s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.091, REAL:0.613, MEM:7554.9M, EPOCH TIME: 1747763253.719383
[05/20 13:47:33   1447s] {MMLU 0 0 26988}
[05/20 13:47:33   1447s] ### Creating LA Mngr. totSessionCpu=0:24:07 mem=7554.9M
[05/20 13:47:33   1447s] ### Creating LA Mngr, finished. totSessionCpu=0:24:07 mem=7554.9M
[05/20 13:47:33   1447s] Default Rule : ""
[05/20 13:47:33   1447s] Non Default Rules :
[05/20 13:47:33   1447s] Worst Slack : 199978.047 ns
[05/20 13:47:33   1447s] 
[05/20 13:47:33   1447s] Start Layer Assignment ...
[05/20 13:47:33   1447s] WNS(199978.047ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[05/20 13:47:33   1447s] 
[05/20 13:47:33   1447s] Select 0 cadidates out of 27135.
[05/20 13:47:33   1447s] No critical nets selected. Skipped !
[05/20 13:47:33   1447s] GigaOpt: setting up router preferences
[05/20 13:47:33   1447s] GigaOpt: 0 nets assigned router directives
[05/20 13:47:33   1447s] 
[05/20 13:47:33   1447s] Start Assign Priority Nets ...
[05/20 13:47:33   1447s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/20 13:47:33   1447s] Existing Priority Nets 0 (0.0%)
[05/20 13:47:33   1447s] Assigned Priority Nets 0 (0.0%)
[05/20 13:47:33   1447s] 
[05/20 13:47:33   1447s] Set Prefer Layer Routing Effort ...
[05/20 13:47:33   1447s] Total Net(27133) IPOed(9) PreferLayer(0) -> MediumEffort(0)
[05/20 13:47:33   1447s] 
[05/20 13:47:33   1447s] {MMLU 0 0 26988}
[05/20 13:47:33   1447s] ### Creating LA Mngr. totSessionCpu=0:24:08 mem=7574.0M
[05/20 13:47:33   1447s] ### Creating LA Mngr, finished. totSessionCpu=0:24:08 mem=7574.0M
[05/20 13:47:33   1447s] #optDebug: Start CG creation (mem=7574.0M)
[05/20 13:47:33   1447s]  ...initializing CG  maxDriveDist 2028.252000 stdCellHgt 3.330000 defLenToSkip 23.310000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 202.825000 
[05/20 13:47:34   1447s] (cpu=0:00:00.1, mem=7617.7M)
[05/20 13:47:34   1447s]  ...processing cgPrt (cpu=0:00:00.1, mem=7617.7M)
[05/20 13:47:34   1447s]  ...processing cgEgp (cpu=0:00:00.1, mem=7617.7M)
[05/20 13:47:34   1447s]  ...processing cgPbk (cpu=0:00:00.1, mem=7617.7M)
[05/20 13:47:34   1447s]  ...processing cgNrb(cpu=0:00:00.1, mem=7617.7M)
[05/20 13:47:34   1447s]  ...processing cgObs (cpu=0:00:00.1, mem=7617.7M)
[05/20 13:47:34   1447s]  ...processing cgCon (cpu=0:00:00.1, mem=7617.7M)
[05/20 13:47:34   1447s]  ...processing cgPdm (cpu=0:00:00.1, mem=7617.7M)
[05/20 13:47:34   1447s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=7617.7M)
[05/20 13:47:34   1447s] Default Rule : ""
[05/20 13:47:34   1447s] Non Default Rules :
[05/20 13:47:34   1447s] Worst Slack : 199978.047 ns
[05/20 13:47:34   1447s] 
[05/20 13:47:34   1447s] Start Layer Assignment ...
[05/20 13:47:34   1447s] WNS(199978.047ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[05/20 13:47:34   1447s] 
[05/20 13:47:34   1447s] Select 0 cadidates out of 27135.
[05/20 13:47:34   1447s] No critical nets selected. Skipped !
[05/20 13:47:34   1447s] GigaOpt: setting up router preferences
[05/20 13:47:34   1447s] GigaOpt: 0 nets assigned router directives
[05/20 13:47:34   1447s] 
[05/20 13:47:34   1447s] Start Assign Priority Nets ...
[05/20 13:47:34   1447s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[05/20 13:47:34   1447s] Existing Priority Nets 0 (0.0%)
[05/20 13:47:34   1447s] Assigned Priority Nets 0 (0.0%)
[05/20 13:47:34   1447s] {MMLU 0 0 26988}
[05/20 13:47:34   1447s] ### Creating LA Mngr. totSessionCpu=0:24:08 mem=7617.7M
[05/20 13:47:34   1447s] ### Creating LA Mngr, finished. totSessionCpu=0:24:08 mem=7617.7M
[05/20 13:47:34   1447s] OPERPROF: Starting spInitSiteArr at level 1, MEM:7617.7M, EPOCH TIME: 1747763254.275701
[05/20 13:47:34   1447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:34   1447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:34   1447s] 
[05/20 13:47:34   1447s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:34   1447s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:34   1447s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.027, MEM:7617.7M, EPOCH TIME: 1747763254.302735
[05/20 13:47:34   1448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:34   1448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:34   1448s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/20 13:47:34   1448s] OPERPROF: Starting spInitSiteArr at level 1, MEM:8041.5M, EPOCH TIME: 1747763254.579022
[05/20 13:47:34   1448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:34   1448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:34   1448s] 
[05/20 13:47:34   1448s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:34   1448s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:34   1448s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.027, MEM:8041.5M, EPOCH TIME: 1747763254.605841
[05/20 13:47:34   1448s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:34   1448s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:34   1448s] Density: 40.427%
------------------------------------------------------------------

[05/20 13:47:34   1448s] **optDesign ... cpu = 0:01:16, real = 0:00:21, mem = 3531.4M, totSessionCpu=0:24:09 **
[05/20 13:47:34   1448s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[05/20 13:47:34   1448s] -routeWithEco false                       # bool, default=false
[05/20 13:47:34   1448s] -routeSelectedNetOnly false               # bool, default=false
[05/20 13:47:34   1448s] -routeWithTimingDriven true               # bool, default=false, user setting
[05/20 13:47:34   1448s] -routeWithSiDriven false                  # bool, default=false, user setting
[05/20 13:47:34   1448s] Existing Dirty Nets : 9
[05/20 13:47:34   1448s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[05/20 13:47:34   1448s] Reset Dirty Nets : 9
[05/20 13:47:34   1448s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:24:08.8/0:04:29.9 (5.4), mem = 7488.9M
[05/20 13:47:34   1448s] 
[05/20 13:47:34   1448s] globalDetailRoute
[05/20 13:47:34   1448s] 
[05/20 13:47:34   1448s] #Start globalDetailRoute on Tue May 20 13:47:34 2025
[05/20 13:47:34   1448s] #
[05/20 13:47:34   1448s] ### Time Record (globalDetailRoute) is installed.
[05/20 13:47:34   1448s] ### Time Record (Pre Callback) is installed.
[05/20 13:47:34   1448s] Closing parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d': 26997 access done (mem: 7643.926M)
[05/20 13:47:34   1448s] ### Time Record (Pre Callback) is uninstalled.
[05/20 13:47:34   1448s] ### Time Record (DB Import) is installed.
[05/20 13:47:34   1448s] ### Time Record (Timing Data Generation) is installed.
[05/20 13:47:34   1448s] ### Time Record (Timing Data Generation) is uninstalled.
[05/20 13:47:34   1449s] ### Net info: total nets: 27135
[05/20 13:47:34   1449s] ### Net info: dirty nets: 0
[05/20 13:47:34   1449s] ### Net info: marked as disconnected nets: 0
[05/20 13:47:35   1449s] #num needed restored net=0
[05/20 13:47:35   1449s] #need_extraction net=0 (total=27135)
[05/20 13:47:35   1449s] ### Net info: fully routed nets: 26990
[05/20 13:47:35   1449s] ### Net info: trivial (< 2 pins) nets: 145
[05/20 13:47:35   1449s] ### Net info: unrouted nets: 0
[05/20 13:47:35   1449s] ### Net info: re-extraction nets: 0
[05/20 13:47:35   1449s] ### Net info: ignored nets: 0
[05/20 13:47:35   1449s] ### Net info: skip routing nets: 0
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5257 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5256 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5256 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5255 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5255 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5254 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5254 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5253 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5253 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5252 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5252 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5251 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5251 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5250 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5250 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5249 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5249 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5248 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vpb of INST g5248 for NET vpwr. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (NRDB-629) NanoRoute cannot route PIN vnb of INST g5248 for NET vgnd. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[05/20 13:47:35   1449s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[05/20 13:47:35   1449s] #To increase the message display limit, refer to the product command reference manual.
[05/20 13:47:35   1449s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[05/20 13:47:35   1449s] #To increase the message display limit, refer to the product command reference manual.
[05/20 13:47:35   1450s] ### import design signature (62): route=1861534336 fixed_route=268023066 flt_obj=0 vio=1073027218 swire=282492057 shield_wire=1 net_attr=2129723186 dirty_area=0 del_dirty_area=0 cell=1899380378 placement=2052008007 pin_access=918488287 inst_pattern=1 via=1482772860 routing_via=1532259910
[05/20 13:47:35   1450s] ### Time Record (DB Import) is uninstalled.
[05/20 13:47:35   1450s] #NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
[05/20 13:47:35   1450s] #RTESIG:78da95d3b14ec330100660669ee2e47608525beece7162af48ac802a60ad5ce254915247
[05/20 13:47:35   1450s] #       8a9d81b7c71253ab82138ff6a7d3dd6f7bb5fe7cde8360da91d90654fa40f0b267494472
[05/20 13:47:35   1450s] #       8b25c947a6433afa7812f7abf5ebdb7bada1b57d70501c87a1df40f3ededb9fb82c6b576
[05/20 13:47:35   1450s] #       ea23041763e74f0fbf9aa501520845e7a33bb971035370e31592884b6a9ab25cc209495e
[05/20 13:47:35   1450s] #       fa1b2da46935c4719a5b93945cc6eb255cd51548b54bb9a40545db0f36de6ebbc219b355
[05/20 13:47:35   1450s] #       6466208d79541b02f9ff659236082244eb1b3b36020ae7a7f35f9240f8c1bb8c2a2fb2bb
[05/20 13:47:35   1450s] #       654cad738691296b08391b0293d2409927cda419aa9c3132db11cfe988b1cc174a3f51a4
[05/20 13:47:35   1450s] #       a0431cd3eeb5b9fb01cb053def
[05/20 13:47:35   1450s] #
[05/20 13:47:35   1450s] #Skip comparing routing design signature in db-snapshot flow
[05/20 13:47:35   1450s] ### Time Record (Data Preparation) is installed.
[05/20 13:47:35   1450s] #RTESIG:78da95d3b14ec330100660669ee2e47608525beece7162af48ac802a60ad0c71aa48a923
[05/20 13:47:35   1450s] #       25cec0db63c15494e0c4ab3ffdfa7db637dbf7c72308a60399fd804a9f089e8e2c8948ee
[05/20 13:47:35   1450s] #       312779cf748a5b6f0fe276b37d7e792d35d4b61d1c641f5dd7eea0faf2f6d27c42e56a3b
[05/20 13:47:35   1450s] #       b601061742e3cf77bf9aa501520859e3833bbb7e07e3e0fa3f4822aec93479be861392bc
[05/20 13:47:35   1450s] #       f61315e26935847e5c9a494aaee3e51aaeca02a43ac4b9c40559dd76364cd72e70c1d90a
[05/20 13:47:35   1450s] #       320b90c6342a0d81fcff32491b043104eb2bdb570232e7c7cb9c2410bef32ea1f2abd94d
[05/20 13:47:35   1450s] #       192315889ff6316a087ddc9a81a54e853132250d2127a7c5a43450e2ed33698622658c4c
[05/20 13:47:35   1450s] #       36e2258d18f37450fcb262768c37dfde184aa5
[05/20 13:47:35   1450s] #
[05/20 13:47:35   1450s] ### Time Record (Data Preparation) is uninstalled.
[05/20 13:47:35   1450s] ### Time Record (Global Routing) is installed.
[05/20 13:47:35   1450s] ### Time Record (Global Routing) is uninstalled.
[05/20 13:47:35   1450s] #Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
[05/20 13:47:35   1450s] #Total number of routable nets = 26990.
[05/20 13:47:35   1450s] #Total number of nets in the design = 27135.
[05/20 13:47:35   1450s] #34 routable nets do not have any wires.
[05/20 13:47:35   1450s] #26956 routable nets have routed wires.
[05/20 13:47:35   1450s] #34 nets will be global routed.
[05/20 13:47:35   1450s] #Using multithreading with 24 threads.
[05/20 13:47:35   1450s] ### Time Record (Data Preparation) is installed.
[05/20 13:47:35   1450s] #Start routing data preparation on Tue May 20 13:47:35 2025
[05/20 13:47:35   1450s] #
[05/20 13:47:35   1450s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:35   1450s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:35   1450s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:35   1450s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:35   1450s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:35   1450s] #Build and mark too close pins for the same net.
[05/20 13:47:35   1450s] ### Time Record (Cell Pin Access) is installed.
[05/20 13:47:35   1450s] #Initial pin access analysis.
[05/20 13:47:35   1450s] #Detail pin access analysis.
[05/20 13:47:35   1450s] ### Time Record (Cell Pin Access) is uninstalled.
[05/20 13:47:35   1450s] # li           V   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3400
[05/20 13:47:35   1450s] # met1         H   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3250
[05/20 13:47:35   1450s] # met2         V   Track-Pitch = 0.3400    Line-2-Via Pitch = 0.3400
[05/20 13:47:35   1450s] # met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
[05/20 13:47:35   1450s] # met4         V   Track-Pitch = 0.6800    Line-2-Via Pitch = 0.6150
[05/20 13:47:35   1450s] # met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
[05/20 13:47:35   1450s] # rdl          V   Track-Pitch = 20.0000    Line-2-Via Pitch = 20.0000
[05/20 13:47:35   1450s] #Bottom routing layer index=3(met2), bottom routing layer for shielding=3(met2), bottom shield layer=3(met2)
[05/20 13:47:35   1450s] #shield_bottom_stripe_layer=1(li), shield_top_stripe_layer=6(met5)
[05/20 13:47:35   1450s] #pin_access_rlayer=2(met1)
[05/20 13:47:35   1450s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=3
[05/20 13:47:35   1450s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[05/20 13:47:35   1450s] #Processed 22/0 dirty instances, 26/42 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(22 insts marked dirty, reset pre-exisiting dirty flag on 22 insts, 0 nets marked need extraction)
[05/20 13:47:35   1451s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3522.17 (MB), peak = 5247.07 (MB)
[05/20 13:47:35   1451s] #Regenerating Ggrids automatically.
[05/20 13:47:35   1451s] #Auto generating G-grids with size=15 tracks, using layer met2's pitch = 0.3500.
[05/20 13:47:35   1451s] #Using automatically generated G-grids.
[05/20 13:47:36   1451s] #Done routing data preparation.
[05/20 13:47:36   1451s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3525.95 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1451s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:36   1451s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:36   1451s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:36   1451s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:36   1451s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:36   1451s] #Found 0 nets for post-route si or timing fixing.
[05/20 13:47:36   1451s] #
[05/20 13:47:36   1451s] #Finished routing data preparation on Tue May 20 13:47:36 2025
[05/20 13:47:36   1451s] #
[05/20 13:47:36   1451s] #Cpu time = 00:00:01
[05/20 13:47:36   1451s] #Elapsed time = 00:00:01
[05/20 13:47:36   1451s] #Increased memory = 8.96 (MB)
[05/20 13:47:36   1451s] #Total memory = 3525.95 (MB)
[05/20 13:47:36   1451s] #Peak memory = 5247.07 (MB)
[05/20 13:47:36   1451s] #
[05/20 13:47:36   1451s] ### Time Record (Data Preparation) is uninstalled.
[05/20 13:47:36   1451s] ### Time Record (Global Routing) is installed.
[05/20 13:47:36   1451s] #
[05/20 13:47:36   1451s] #Start global routing on Tue May 20 13:47:36 2025
[05/20 13:47:36   1451s] #
[05/20 13:47:36   1451s] #
[05/20 13:47:36   1451s] #Start global routing initialization on Tue May 20 13:47:36 2025
[05/20 13:47:36   1451s] #
[05/20 13:47:36   1451s] #Number of eco nets is 34
[05/20 13:47:36   1451s] #
[05/20 13:47:36   1451s] #Start global routing data preparation on Tue May 20 13:47:36 2025
[05/20 13:47:36   1451s] #
[05/20 13:47:36   1451s] ### build_merged_routing_blockage_rect_list starts on Tue May 20 13:47:36 2025 with memory = 3526.04 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1451s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:36   1451s] #Start routing resource analysis on Tue May 20 13:47:36 2025
[05/20 13:47:36   1451s] #
[05/20 13:47:36   1451s] ### init_is_bin_blocked starts on Tue May 20 13:47:36 2025 with memory = 3526.04 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1451s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --0.99 [24]--
[05/20 13:47:36   1451s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue May 20 13:47:36 2025 with memory = 3528.62 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:3.4 GB, peak:5.1 GB --7.89 [24]--
[05/20 13:47:36   1453s] ### adjust_flow_cap starts on Tue May 20 13:47:36 2025 with memory = 3527.48 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.46 [24]--
[05/20 13:47:36   1453s] ### adjust_flow_per_partial_route_obs starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --0.99 [24]--
[05/20 13:47:36   1453s] ### set_via_blocked starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.62 [24]--
[05/20 13:47:36   1453s] ### copy_flow starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.65 [24]--
[05/20 13:47:36   1453s] #Routing resource analysis is done on Tue May 20 13:47:36 2025
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] ### report_flow_cap starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] #  Resource Analysis:
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/20 13:47:36   1453s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/20 13:47:36   1453s] #  --------------------------------------------------------------
[05/20 13:47:36   1453s] #  met2           V        1474        1429       26190     0.00%
[05/20 13:47:36   1453s] #  met3           H         562         597       26190     0.00%
[05/20 13:47:36   1453s] #  met4           V        1218         275       26190     0.00%
[05/20 13:47:36   1453s] #  met5           H         176          17       26190     0.03%
[05/20 13:47:36   1453s] #  --------------------------------------------------------------
[05/20 13:47:36   1453s] #  Total                   3431      31.98%      104760     0.01%
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.11 [24]--
[05/20 13:47:36   1453s] ### analyze_m2_tracks starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:36   1453s] ### report_initial_resource starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --0.99 [24]--
[05/20 13:47:36   1453s] ### mark_pg_pins_accessibility starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:36   1453s] ### set_net_region starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] #Global routing data preparation is done on Tue May 20 13:47:36 2025
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] ### prepare_level starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### init level 1 starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:36   1453s] ### Level 1 hgrid = 194 X 135
[05/20 13:47:36   1453s] ### init level 2 starts on Tue May 20 13:47:36 2025 with memory = 3528.71 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.79 [24]--
[05/20 13:47:36   1453s] ### Level 2 hgrid = 49 X 34  (large_net only)
[05/20 13:47:36   1453s] ### init level 3 starts on Tue May 20 13:47:36 2025 with memory = 3529.60 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.11 [24]--
[05/20 13:47:36   1453s] ### Level 3 hgrid = 13 X 9  (large_net only)
[05/20 13:47:36   1453s] ### prepare_level_flow starts on Tue May 20 13:47:36 2025 with memory = 3529.80 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### init_flow_edge starts on Tue May 20 13:47:36 2025 with memory = 3529.80 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.56 [24]--
[05/20 13:47:36   1453s] ### init_flow_edge starts on Tue May 20 13:47:36 2025 with memory = 3529.80 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --2.04 [24]--
[05/20 13:47:36   1453s] ### init_flow_edge starts on Tue May 20 13:47:36 2025 with memory = 3529.80 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.11 [24]--
[05/20 13:47:36   1453s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.51 [24]--
[05/20 13:47:36   1453s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.47 [24]--
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] #Global routing initialization is done on Tue May 20 13:47:36 2025
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] #cpu time = 00:00:02, elapsed time = 00:00:00, memory = 3529.80 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] ### routing large nets 
[05/20 13:47:36   1453s] #start global routing iteration 1...
[05/20 13:47:36   1453s] ### init_flow_edge starts on Tue May 20 13:47:36 2025 with memory = 3529.80 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.14 [24]--
[05/20 13:47:36   1453s] ### routing at level 3 (topmost level) iter 0
[05/20 13:47:36   1453s] ### Uniform Hboxes (3x2)
[05/20 13:47:36   1453s] ### routing at level 2 iter 0 for 0 hboxes
[05/20 13:47:36   1453s] ### Uniform Hboxes (12x8)
[05/20 13:47:36   1453s] ### routing at level 1 iter 0 for 0 hboxes
[05/20 13:47:36   1453s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3529.98 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1453s] #
[05/20 13:47:36   1453s] #start global routing iteration 2...
[05/20 13:47:36   1454s] ### init_flow_edge starts on Tue May 20 13:47:36 2025 with memory = 3530.69 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1454s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.41 [24]--
[05/20 13:47:36   1454s] ### cal_flow starts on Tue May 20 13:47:36 2025 with memory = 3528.86 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1454s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:36   1454s] ### routing at level 1 (topmost level) iter 0
[05/20 13:47:36   1454s] ### measure_qor starts on Tue May 20 13:47:36 2025 with memory = 3529.28 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1454s] ### measure_congestion starts on Tue May 20 13:47:36 2025 with memory = 3529.28 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1454s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:36   1454s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --7.37 [24]--
[05/20 13:47:36   1454s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3528.86 (MB), peak = 5247.07 (MB)
[05/20 13:47:36   1454s] #
[05/20 13:47:37   1454s] ### route_end starts on Tue May 20 13:47:37 2025 with memory = 3528.86 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] #Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
[05/20 13:47:37   1454s] #Total number of routable nets = 26990.
[05/20 13:47:37   1454s] #Total number of nets in the design = 27135.
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] #26990 routable nets have routed wires.
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] #Routed nets constraints summary:
[05/20 13:47:37   1454s] #-----------------------------
[05/20 13:47:37   1454s] #        Rules   Unconstrained  
[05/20 13:47:37   1454s] #-----------------------------
[05/20 13:47:37   1454s] #      Default              34  
[05/20 13:47:37   1454s] #-----------------------------
[05/20 13:47:37   1454s] #        Total              34  
[05/20 13:47:37   1454s] #-----------------------------
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] #Routing constraints summary of the whole design:
[05/20 13:47:37   1454s] #-----------------------------
[05/20 13:47:37   1454s] #        Rules   Unconstrained  
[05/20 13:47:37   1454s] #-----------------------------
[05/20 13:47:37   1454s] #      Default           26990  
[05/20 13:47:37   1454s] #-----------------------------
[05/20 13:47:37   1454s] #        Total           26990  
[05/20 13:47:37   1454s] #-----------------------------
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] ### adjust_flow_per_partial_route_obs starts on Tue May 20 13:47:37 2025 with memory = 3529.39 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.01 [24]--
[05/20 13:47:37   1454s] ### cal_base_flow starts on Tue May 20 13:47:37 2025 with memory = 3529.02 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] ### init_flow_edge starts on Tue May 20 13:47:37 2025 with memory = 3529.02 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.38 [24]--
[05/20 13:47:37   1454s] ### cal_flow starts on Tue May 20 13:47:37 2025 with memory = 3528.89 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:37   1454s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.03 [24]--
[05/20 13:47:37   1454s] ### report_overcon starts on Tue May 20 13:47:37 2025 with memory = 3528.89 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] #                 OverCon       OverCon       OverCon          
[05/20 13:47:37   1454s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[05/20 13:47:37   1454s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[05/20 13:47:37   1454s] #  --------------------------------------------------------------------------
[05/20 13:47:37   1454s] #  met2          2(0.01%)      0(0.00%)      1(0.00%)   (0.01%)     0.49  
[05/20 13:47:37   1454s] #  met3          2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.51  
[05/20 13:47:37   1454s] #  met4          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.18  
[05/20 13:47:37   1454s] #  met5          0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.09  
[05/20 13:47:37   1454s] #  --------------------------------------------------------------------------
[05/20 13:47:37   1454s] #     Total      4(0.00%)      0(0.00%)      1(0.00%)   (0.00%)
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[05/20 13:47:37   1454s] #  Overflow after GR: 0.00% H + 0.00% V
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:37   1454s] ### cal_base_flow starts on Tue May 20 13:47:37 2025 with memory = 3528.89 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] ### init_flow_edge starts on Tue May 20 13:47:37 2025 with memory = 3528.89 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.45 [24]--
[05/20 13:47:37   1454s] ### cal_flow starts on Tue May 20 13:47:37 2025 with memory = 3528.89 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:37   1454s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.02 [24]--
[05/20 13:47:37   1454s] ### generate_cong_map_content starts on Tue May 20 13:47:37 2025 with memory = 3528.89 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --2.02 [24]--
[05/20 13:47:37   1454s] ### update starts on Tue May 20 13:47:37 2025 with memory = 3528.82 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] #Complete Global Routing.
[05/20 13:47:37   1454s] #Total wire length = 584384 um.
[05/20 13:47:37   1454s] #Total half perimeter of net bounding box = 548144 um.
[05/20 13:47:37   1454s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:37   1454s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:37   1454s] #Total wire length on LAYER met2 = 253112 um.
[05/20 13:47:37   1454s] #Total wire length on LAYER met3 = 205937 um.
[05/20 13:47:37   1454s] #Total wire length on LAYER met4 = 113447 um.
[05/20 13:47:37   1454s] #Total wire length on LAYER met5 = 11888 um.
[05/20 13:47:37   1454s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:37   1454s] #Total number of vias = 238112
[05/20 13:47:37   1454s] #Up-Via Summary (total 238112):
[05/20 13:47:37   1454s] #           
[05/20 13:47:37   1454s] #-----------------------
[05/20 13:47:37   1454s] # li              79503
[05/20 13:47:37   1454s] # met1            84806
[05/20 13:47:37   1454s] # met2            53979
[05/20 13:47:37   1454s] # met3            18160
[05/20 13:47:37   1454s] # met4             1664
[05/20 13:47:37   1454s] #-----------------------
[05/20 13:47:37   1454s] #                238112 
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] ### update cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --3.78 [24]--
[05/20 13:47:37   1454s] ### report_overcon starts on Tue May 20 13:47:37 2025 with memory = 3528.82 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --0.99 [24]--
[05/20 13:47:37   1454s] ### report_overcon starts on Tue May 20 13:47:37 2025 with memory = 3528.82 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1454s] #Max overcon = 3 tracks.
[05/20 13:47:37   1454s] #Total overcon = 0.00%.
[05/20 13:47:37   1454s] #Worst layer Gcell overcon rate = 0.01%.
[05/20 13:47:37   1454s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.00 [24]--
[05/20 13:47:37   1454s] ### route_end cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.44 [24]--
[05/20 13:47:37   1454s] ### global_route design signature (65): route=1336636908 net_attr=1900872181
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] #Global routing statistics:
[05/20 13:47:37   1454s] #Cpu time = 00:00:03
[05/20 13:47:37   1454s] #Elapsed time = 00:00:01
[05/20 13:47:37   1454s] #Increased memory = 2.87 (MB)
[05/20 13:47:37   1454s] #Total memory = 3528.82 (MB)
[05/20 13:47:37   1454s] #Peak memory = 5247.07 (MB)
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] #Finished global routing on Tue May 20 13:47:37 2025
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] #
[05/20 13:47:37   1454s] ### Time Record (Global Routing) is uninstalled.
[05/20 13:47:37   1454s] ### Time Record (Data Preparation) is installed.
[05/20 13:47:37   1455s] ### Time Record (Data Preparation) is uninstalled.
[05/20 13:47:37   1455s] ### track-assign external-init starts on Tue May 20 13:47:37 2025 with memory = 3526.11 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1455s] ### Time Record (Track Assignment) is installed.
[05/20 13:47:37   1455s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:37   1455s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:37   1455s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:37   1455s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:37   1455s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:37   1455s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:37   1455s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:37   1455s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:37   1455s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:37   1455s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:37   1455s] ### Time Record (Track Assignment) is uninstalled.
[05/20 13:47:37   1455s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.57 [24]--
[05/20 13:47:37   1455s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3526.11 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1455s] ### track-assign engine-init starts on Tue May 20 13:47:37 2025 with memory = 3526.11 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1455s] ### Time Record (Track Assignment) is installed.
[05/20 13:47:37   1455s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:37   1455s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:37   1455s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:37   1455s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:37   1455s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:37   1455s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:5.1 GB --1.14 [24]--
[05/20 13:47:37   1455s] ### track-assign core-engine starts on Tue May 20 13:47:37 2025 with memory = 3526.11 (MB), peak = 5247.07 (MB)
[05/20 13:47:37   1455s] #Start Track Assignment.
[05/20 13:47:38   1456s] #Done with 3 horizontal wires in 5 hboxes and 10 vertical wires in 7 hboxes.
[05/20 13:47:38   1456s] #Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 7 hboxes.
[05/20 13:47:38   1456s] #Complete Track Assignment.
[05/20 13:47:38   1457s] #Total wire length = 584379 um.
[05/20 13:47:38   1457s] #Total half perimeter of net bounding box = 548144 um.
[05/20 13:47:38   1457s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:38   1457s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:38   1457s] #Total wire length on LAYER met2 = 253109 um.
[05/20 13:47:38   1457s] #Total wire length on LAYER met3 = 205932 um.
[05/20 13:47:38   1457s] #Total wire length on LAYER met4 = 113449 um.
[05/20 13:47:38   1457s] #Total wire length on LAYER met5 = 11888 um.
[05/20 13:47:38   1457s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:38   1457s] #Total number of vias = 238112
[05/20 13:47:38   1457s] #Up-Via Summary (total 238112):
[05/20 13:47:38   1457s] #           
[05/20 13:47:38   1457s] #-----------------------
[05/20 13:47:38   1457s] # li              79503
[05/20 13:47:38   1457s] # met1            84806
[05/20 13:47:38   1457s] # met2            53979
[05/20 13:47:38   1457s] # met3            18160
[05/20 13:47:38   1457s] # met4             1664
[05/20 13:47:38   1457s] #-----------------------
[05/20 13:47:38   1457s] #                238112 
[05/20 13:47:38   1457s] #
[05/20 13:47:38   1457s] ### track_assign design signature (68): route=1631579679
[05/20 13:47:38   1457s] ### track-assign core-engine cpu:00:00:02, real:00:00:01, mem:3.4 GB, peak:5.1 GB --1.62 [24]--
[05/20 13:47:38   1457s] ### Time Record (Track Assignment) is uninstalled.
[05/20 13:47:38   1457s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3525.26 (MB), peak = 5247.07 (MB)
[05/20 13:47:38   1457s] #
[05/20 13:47:39   1457s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/20 13:47:39   1457s] #Cpu time = 00:00:07
[05/20 13:47:39   1457s] #Elapsed time = 00:00:04
[05/20 13:47:39   1457s] #Increased memory = 9.39 (MB)
[05/20 13:47:39   1457s] #Total memory = 3525.26 (MB)
[05/20 13:47:39   1457s] #Peak memory = 5247.07 (MB)
[05/20 13:47:39   1457s] #Using multithreading with 24 threads.
[05/20 13:47:39   1457s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:39   1457s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:39   1457s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:39   1457s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:39   1457s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:39   1457s] ### Time Record (Detail Routing) is installed.
[05/20 13:47:39   1457s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:39   1457s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:39   1457s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:39   1457s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:39   1457s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:39   1457s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:39   1457s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:39   1457s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:39   1457s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:39   1457s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:39   1457s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:39   1457s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:39   1457s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:39   1457s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:39   1457s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:39   1457s] ### drc_pitch = 3210 (  3.2100 um) drc_range = 2405 (  2.4050 um) route_pitch = 3210 (  3.2100 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[05/20 13:47:39   1458s] #
[05/20 13:47:39   1458s] #Start Detail Routing..
[05/20 13:47:39   1458s] #start initial detail routing ...
[05/20 13:47:39   1458s] ### Design has 0 dirty nets, 119 dirty-areas)
[05/20 13:47:39   1461s] # ECO: 1.70% of the total area was rechecked for DRC, and 2.41% required routing.
[05/20 13:47:39   1461s] #   number of violations = 38
[05/20 13:47:39   1461s] #
[05/20 13:47:39   1461s] #    By Layer and Type :
[05/20 13:47:39   1461s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:47:39   1461s] #	li            2        0        0        2
[05/20 13:47:39   1461s] #	met1          0        0        0        0
[05/20 13:47:39   1461s] #	met2          0        3        0        3
[05/20 13:47:39   1461s] #	met3          0        0        0        0
[05/20 13:47:39   1461s] #	met4          0        0        0        0
[05/20 13:47:39   1461s] #	met5          0        0       33       33
[05/20 13:47:39   1461s] #	Totals        2        3       33       38
[05/20 13:47:39   1461s] #22 out of 25702 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
[05/20 13:47:39   1461s] #0.0% of the total area is being checked for drcs
[05/20 13:47:39   1461s] #0.0% of the total area was checked
[05/20 13:47:39   1461s] ### Gcell dirty-map stats: routing = 3.07%, drc-check-only = 1.92%, dirty-area = 0.45%
[05/20 13:47:39   1461s] #   number of violations = 38
[05/20 13:47:39   1461s] #
[05/20 13:47:39   1461s] #    By Layer and Type :
[05/20 13:47:39   1461s] #	         MetSpc    Short   MinWid   Totals
[05/20 13:47:39   1461s] #	li            2        0        0        2
[05/20 13:47:39   1461s] #	met1          0        0        0        0
[05/20 13:47:39   1461s] #	met2          0        3        0        3
[05/20 13:47:39   1461s] #	met3          0        0        0        0
[05/20 13:47:39   1461s] #	met4          0        0        0        0
[05/20 13:47:39   1461s] #	met5          0        0       33       33
[05/20 13:47:39   1461s] #	Totals        2        3       33       38
[05/20 13:47:39   1461s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3555.62 (MB), peak = 5247.07 (MB)
[05/20 13:47:40   1465s] #start 1st optimization iteration ...
[05/20 13:47:40   1468s] ### Gcell dirty-map stats: routing = 4.73%, drc-check-only = 1.87%, dirty-area = 0.45%
[05/20 13:47:40   1468s] #   number of violations = 12
[05/20 13:47:40   1468s] #
[05/20 13:47:40   1468s] #    By Layer and Type :
[05/20 13:47:40   1468s] #	         MetSpc    Short     Loop   MinWid   Totals
[05/20 13:47:40   1468s] #	li            0        0        0        0        0
[05/20 13:47:40   1468s] #	met1          0        0        0        0        0
[05/20 13:47:40   1468s] #	met2          0        1        0        0        1
[05/20 13:47:40   1468s] #	met3          2        0        0        0        2
[05/20 13:47:40   1468s] #	met4          0        0        1        0        1
[05/20 13:47:40   1468s] #	met5          0        0        0        8        8
[05/20 13:47:40   1468s] #	Totals        2        1        1        8       12
[05/20 13:47:40   1468s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3573.43 (MB), peak = 5247.07 (MB)
[05/20 13:47:40   1468s] #start 2nd optimization iteration ...
[05/20 13:47:40   1469s] ### Gcell dirty-map stats: routing = 4.94%, drc-check-only = 1.86%, dirty-area = 0.45%
[05/20 13:47:40   1469s] #   number of violations = 3
[05/20 13:47:40   1469s] #
[05/20 13:47:40   1469s] #    By Layer and Type :
[05/20 13:47:40   1469s] #	          Short   MinWid   Totals
[05/20 13:47:40   1469s] #	li            0        0        0
[05/20 13:47:40   1469s] #	met1          0        0        0
[05/20 13:47:40   1469s] #	met2          1        0        1
[05/20 13:47:40   1469s] #	met3          0        0        0
[05/20 13:47:40   1469s] #	met4          1        0        1
[05/20 13:47:40   1469s] #	met5          0        1        1
[05/20 13:47:40   1469s] #	Totals        2        1        3
[05/20 13:47:40   1469s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3572.05 (MB), peak = 5247.07 (MB)
[05/20 13:47:40   1469s] #start 3rd optimization iteration ...
[05/20 13:47:40   1470s] ### Gcell dirty-map stats: routing = 4.99%, drc-check-only = 1.86%, dirty-area = 0.45%
[05/20 13:47:40   1470s] #   number of violations = 1
[05/20 13:47:40   1470s] #
[05/20 13:47:40   1470s] #    By Layer and Type :
[05/20 13:47:40   1470s] #	          Short   Totals
[05/20 13:47:40   1470s] #	li            0        0
[05/20 13:47:40   1470s] #	met1          0        0
[05/20 13:47:40   1470s] #	met2          1        1
[05/20 13:47:40   1470s] #	Totals        1        1
[05/20 13:47:40   1470s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3570.29 (MB), peak = 5247.07 (MB)
[05/20 13:47:40   1470s] #start 4th optimization iteration ...
[05/20 13:47:41   1470s] ### Gcell dirty-map stats: routing = 5.02%, drc-check-only = 1.86%, dirty-area = 0.45%
[05/20 13:47:41   1470s] #   number of violations = 0
[05/20 13:47:41   1470s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3569.79 (MB), peak = 5247.07 (MB)
[05/20 13:47:41   1470s] #Complete Detail Routing.
[05/20 13:47:41   1470s] #Total wire length = 584403 um.
[05/20 13:47:41   1470s] #Total half perimeter of net bounding box = 548144 um.
[05/20 13:47:41   1470s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:41   1470s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:41   1470s] #Total wire length on LAYER met2 = 253178 um.
[05/20 13:47:41   1470s] #Total wire length on LAYER met3 = 206033 um.
[05/20 13:47:41   1470s] #Total wire length on LAYER met4 = 113405 um.
[05/20 13:47:41   1470s] #Total wire length on LAYER met5 = 11787 um.
[05/20 13:47:41   1470s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:41   1470s] #Total number of vias = 238139
[05/20 13:47:41   1470s] #Up-Via Summary (total 238139):
[05/20 13:47:41   1470s] #           
[05/20 13:47:41   1470s] #-----------------------
[05/20 13:47:41   1470s] # li              79509
[05/20 13:47:41   1470s] # met1            84813
[05/20 13:47:41   1470s] # met2            53984
[05/20 13:47:41   1470s] # met3            18184
[05/20 13:47:41   1470s] # met4             1649
[05/20 13:47:41   1470s] #-----------------------
[05/20 13:47:41   1470s] #                238139 
[05/20 13:47:41   1470s] #
[05/20 13:47:41   1471s] #Total number of DRC violations = 0
[05/20 13:47:41   1471s] ### Time Record (Detail Routing) is uninstalled.
[05/20 13:47:41   1471s] #Cpu time = 00:00:14
[05/20 13:47:41   1471s] #Elapsed time = 00:00:02
[05/20 13:47:41   1471s] #Increased memory = 44.30 (MB)
[05/20 13:47:41   1471s] #Total memory = 3569.56 (MB)
[05/20 13:47:41   1471s] #Peak memory = 5247.07 (MB)
[05/20 13:47:41   1471s] ### Time Record (Antenna Fixing) is installed.
[05/20 13:47:41   1471s] #
[05/20 13:47:41   1471s] #start routing for process antenna violation fix ...
[05/20 13:47:41   1471s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:41   1471s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:41   1471s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:41   1471s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:41   1471s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:41   1471s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:41   1471s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:41   1471s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:41   1471s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:41   1471s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:41   1471s] ### drc_pitch = 3210 (  3.2100 um) drc_range = 2405 (  2.4050 um) route_pitch = 3210 (  3.2100 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[05/20 13:47:41   1475s] #cpu time = 00:00:04, elapsed time = 00:00:00, memory = 3569.00 (MB), peak = 5247.07 (MB)
[05/20 13:47:41   1475s] #
[05/20 13:47:41   1475s] #Total wire length = 584403 um.
[05/20 13:47:41   1475s] #Total half perimeter of net bounding box = 548144 um.
[05/20 13:47:41   1475s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:41   1475s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:41   1475s] #Total wire length on LAYER met2 = 253178 um.
[05/20 13:47:41   1475s] #Total wire length on LAYER met3 = 206033 um.
[05/20 13:47:41   1475s] #Total wire length on LAYER met4 = 113405 um.
[05/20 13:47:41   1475s] #Total wire length on LAYER met5 = 11787 um.
[05/20 13:47:41   1475s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:41   1475s] #Total number of vias = 238139
[05/20 13:47:41   1475s] #Up-Via Summary (total 238139):
[05/20 13:47:41   1475s] #           
[05/20 13:47:41   1475s] #-----------------------
[05/20 13:47:41   1475s] # li              79509
[05/20 13:47:41   1475s] # met1            84813
[05/20 13:47:41   1475s] # met2            53984
[05/20 13:47:41   1475s] # met3            18184
[05/20 13:47:41   1475s] # met4             1649
[05/20 13:47:41   1475s] #-----------------------
[05/20 13:47:41   1475s] #                238139 
[05/20 13:47:41   1475s] #
[05/20 13:47:41   1475s] #Total number of DRC violations = 0
[05/20 13:47:41   1475s] #Total number of process antenna violations = 0
[05/20 13:47:41   1475s] #Total number of net violated process antenna rule = 0
[05/20 13:47:41   1475s] #
[05/20 13:47:41   1479s] #
[05/20 13:47:41   1479s] #Total wire length = 584403 um.
[05/20 13:47:41   1479s] #Total half perimeter of net bounding box = 548144 um.
[05/20 13:47:41   1479s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:41   1479s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:41   1479s] #Total wire length on LAYER met2 = 253178 um.
[05/20 13:47:41   1479s] #Total wire length on LAYER met3 = 206033 um.
[05/20 13:47:41   1479s] #Total wire length on LAYER met4 = 113405 um.
[05/20 13:47:41   1479s] #Total wire length on LAYER met5 = 11787 um.
[05/20 13:47:41   1479s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:41   1479s] #Total number of vias = 238139
[05/20 13:47:41   1479s] #Up-Via Summary (total 238139):
[05/20 13:47:41   1479s] #           
[05/20 13:47:41   1479s] #-----------------------
[05/20 13:47:41   1479s] # li              79509
[05/20 13:47:41   1479s] # met1            84813
[05/20 13:47:41   1479s] # met2            53984
[05/20 13:47:41   1479s] # met3            18184
[05/20 13:47:41   1479s] # met4             1649
[05/20 13:47:41   1479s] #-----------------------
[05/20 13:47:41   1479s] #                238139 
[05/20 13:47:41   1479s] #
[05/20 13:47:41   1479s] #Total number of DRC violations = 0
[05/20 13:47:41   1479s] #Total number of process antenna violations = 0
[05/20 13:47:41   1479s] #Total number of net violated process antenna rule = 0
[05/20 13:47:41   1479s] #
[05/20 13:47:41   1479s] ### Gcell dirty-map stats: routing = 5.02%, drc-check-only = 1.86%, dirty-area = 0.45%
[05/20 13:47:41   1479s] ### Time Record (Antenna Fixing) is uninstalled.
[05/20 13:47:41   1479s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:41   1479s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:41   1479s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:41   1479s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:41   1479s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:41   1480s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:41   1480s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:41   1480s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:41   1480s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:41   1480s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:41   1480s] ### Time Record (Post Route Wire Spreading) is installed.
[05/20 13:47:41   1480s] ### drc_pitch = 3210 (  3.2100 um) drc_range = 2405 (  2.4050 um) route_pitch = 3210 (  3.2100 um) patch_pitch = 7040 (  7.0400 um) top_route_layer = 6 top_pin_layer = 6
[05/20 13:47:41   1480s] #
[05/20 13:47:41   1480s] #Start Post Route wire spreading..
[05/20 13:47:42   1480s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:42   1480s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:42   1480s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:42   1480s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:42   1480s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:42   1480s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:42   1480s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:42   1480s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:42   1480s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:42   1480s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:42   1480s] #
[05/20 13:47:42   1480s] #Start data preparation for wire spreading...
[05/20 13:47:42   1480s] #
[05/20 13:47:42   1480s] #Data preparation is done on Tue May 20 13:47:42 2025
[05/20 13:47:42   1480s] #
[05/20 13:47:42   1480s] ### track-assign engine-init starts on Tue May 20 13:47:42 2025 with memory = 3590.06 (MB), peak = 5247.07 (MB)
[05/20 13:47:42   1480s] #Minimum voltage of a net in the design = 0.000.
[05/20 13:47:42   1480s] #Maximum voltage of a net in the design = 1.980.
[05/20 13:47:42   1480s] #Voltage range [0.000 - 1.980] has 27133 nets.
[05/20 13:47:42   1480s] #Voltage range [1.980 - 1.980] has 1 net.
[05/20 13:47:42   1480s] #Voltage range [0.000 - 0.000] has 1 net.
[05/20 13:47:42   1480s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:5.1 GB --1.13 [24]--
[05/20 13:47:42   1480s] #
[05/20 13:47:42   1480s] #Start Post Route Wire Spread.
[05/20 13:47:42   1482s] #Done with 85 horizontal wires in 9 hboxes and 1993 vertical wires in 13 hboxes.
[05/20 13:47:42   1483s] #Complete Post Route Wire Spread.
[05/20 13:47:42   1483s] #
[05/20 13:47:42   1483s] #Total wire length = 585123 um.
[05/20 13:47:42   1483s] #Total half perimeter of net bounding box = 548144 um.
[05/20 13:47:42   1483s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:42   1483s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:42   1483s] #Total wire length on LAYER met2 = 253527 um.
[05/20 13:47:42   1483s] #Total wire length on LAYER met3 = 206085 um.
[05/20 13:47:42   1483s] #Total wire length on LAYER met4 = 113724 um.
[05/20 13:47:42   1483s] #Total wire length on LAYER met5 = 11787 um.
[05/20 13:47:42   1483s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:42   1483s] #Total number of vias = 238139
[05/20 13:47:42   1483s] #Up-Via Summary (total 238139):
[05/20 13:47:42   1483s] #           
[05/20 13:47:42   1483s] #-----------------------
[05/20 13:47:42   1483s] # li              79509
[05/20 13:47:42   1483s] # met1            84813
[05/20 13:47:42   1483s] # met2            53984
[05/20 13:47:42   1483s] # met3            18184
[05/20 13:47:42   1483s] # met4             1649
[05/20 13:47:42   1483s] #-----------------------
[05/20 13:47:42   1483s] #                238139 
[05/20 13:47:42   1483s] #
[05/20 13:47:43   1487s] #   number of violations = 0
[05/20 13:47:43   1487s] #cpu time = 00:00:07, elapsed time = 00:00:01, memory = 3573.69 (MB), peak = 5247.07 (MB)
[05/20 13:47:43   1487s] #CELL_VIEW snn_fixed_16_2_4_4_2,init has no DRC violation.
[05/20 13:47:43   1487s] #Total number of DRC violations = 0
[05/20 13:47:43   1487s] #Total number of process antenna violations = 0
[05/20 13:47:43   1487s] #Total number of net violated process antenna rule = 0
[05/20 13:47:43   1487s] #Post Route wire spread is done.
[05/20 13:47:43   1487s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/20 13:47:43   1487s] #Total wire length = 585123 um.
[05/20 13:47:43   1487s] #Total half perimeter of net bounding box = 548144 um.
[05/20 13:47:43   1487s] #Total wire length on LAYER li = 0 um.
[05/20 13:47:43   1487s] #Total wire length on LAYER met1 = 0 um.
[05/20 13:47:43   1487s] #Total wire length on LAYER met2 = 253527 um.
[05/20 13:47:43   1487s] #Total wire length on LAYER met3 = 206085 um.
[05/20 13:47:43   1487s] #Total wire length on LAYER met4 = 113724 um.
[05/20 13:47:43   1487s] #Total wire length on LAYER met5 = 11787 um.
[05/20 13:47:43   1487s] #Total wire length on LAYER rdl = 0 um.
[05/20 13:47:43   1487s] #Total number of vias = 238139
[05/20 13:47:43   1487s] #Up-Via Summary (total 238139):
[05/20 13:47:43   1487s] #           
[05/20 13:47:43   1487s] #-----------------------
[05/20 13:47:43   1487s] # li              79509
[05/20 13:47:43   1487s] # met1            84813
[05/20 13:47:43   1487s] # met2            53984
[05/20 13:47:43   1487s] # met3            18184
[05/20 13:47:43   1487s] # met4             1649
[05/20 13:47:43   1487s] #-----------------------
[05/20 13:47:43   1487s] #                238139 
[05/20 13:47:43   1487s] #
[05/20 13:47:43   1487s] #detailRoute Statistics:
[05/20 13:47:43   1487s] #Cpu time = 00:00:30
[05/20 13:47:43   1487s] #Elapsed time = 00:00:04
[05/20 13:47:43   1487s] #Increased memory = 48.43 (MB)
[05/20 13:47:43   1487s] #Total memory = 3573.69 (MB)
[05/20 13:47:43   1487s] #Peak memory = 5247.07 (MB)
[05/20 13:47:43   1487s] #Skip updating routing design signature in db-snapshot flow
[05/20 13:47:43   1487s] ### global_detail_route design signature (89): route=1415056826 flt_obj=0 vio=1905142130 shield_wire=1
[05/20 13:47:43   1487s] ### Time Record (DB Export) is installed.
[05/20 13:47:43   1487s] ### export design design signature (90): route=1415056826 fixed_route=268023066 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1406887095 dirty_area=0 del_dirty_area=0 cell=1899380378 placement=2052008007 pin_access=1660404868 inst_pattern=1 via=1482772860 routing_via=1532259910
[05/20 13:47:43   1488s] ### Time Record (DB Export) is uninstalled.
[05/20 13:47:43   1488s] ### Time Record (Post Callback) is installed.
[05/20 13:47:43   1488s] ### Time Record (Post Callback) is uninstalled.
[05/20 13:47:43   1488s] #
[05/20 13:47:43   1488s] #globalDetailRoute statistics:
[05/20 13:47:43   1488s] #Cpu time = 00:00:40
[05/20 13:47:43   1488s] #Elapsed time = 00:00:09
[05/20 13:47:43   1488s] #Increased memory = -417.26 (MB)
[05/20 13:47:43   1488s] #Total memory = 3114.16 (MB)
[05/20 13:47:43   1488s] #Peak memory = 5247.07 (MB)
[05/20 13:47:43   1488s] #Number of warnings = 22
[05/20 13:47:43   1488s] #Total number of warnings = 73
[05/20 13:47:43   1488s] #Number of fails = 0
[05/20 13:47:43   1488s] #Total number of fails = 0
[05/20 13:47:43   1488s] #Complete globalDetailRoute on Tue May 20 13:47:43 2025
[05/20 13:47:43   1488s] #
[05/20 13:47:43   1488s] ### import design signature (91): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1660404868 inst_pattern=1 via=1482772860 routing_via=1532259910
[05/20 13:47:43   1488s] ### Time Record (globalDetailRoute) is uninstalled.
[05/20 13:47:43   1488s] ### 
[05/20 13:47:43   1488s] ###   Scalability Statistics
[05/20 13:47:43   1488s] ### 
[05/20 13:47:43   1488s] ### --------------------------------+----------------+----------------+----------------+
[05/20 13:47:43   1488s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/20 13:47:43   1488s] ### --------------------------------+----------------+----------------+----------------+
[05/20 13:47:43   1488s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/20 13:47:43   1488s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/20 13:47:43   1488s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/20 13:47:43   1488s] ###   DB Import                     |        00:00:01|        00:00:00|             1.0|
[05/20 13:47:43   1488s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[05/20 13:47:43   1488s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/20 13:47:43   1488s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[05/20 13:47:43   1488s] ###   Global Routing                |        00:00:03|        00:00:01|             2.5|
[05/20 13:47:43   1488s] ###   Track Assignment              |        00:00:02|        00:00:01|             1.5|
[05/20 13:47:43   1488s] ###   Detail Routing                |        00:00:13|        00:00:02|             6.8|
[05/20 13:47:43   1488s] ###   Antenna Fixing                |        00:00:09|        00:00:01|             1.0|
[05/20 13:47:43   1488s] ###   Post Route Wire Spreading     |        00:00:07|        00:00:01|             5.5|
[05/20 13:47:43   1488s] ###   Entire Command                |        00:00:40|        00:00:09|             4.4|
[05/20 13:47:43   1488s] ### --------------------------------+----------------+----------------+----------------+
[05/20 13:47:43   1488s] ### 
[05/20 13:47:43   1488s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:40.0/0:00:09.2 (4.4), totSession cpu/real = 0:24:48.8/0:04:39.1 (5.3), mem = 7190.7M
[05/20 13:47:43   1488s] 
[05/20 13:47:43   1488s] =============================================================================================
[05/20 13:47:43   1488s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   21.19-s058_1
[05/20 13:47:43   1488s] =============================================================================================
[05/20 13:47:43   1488s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:47:43   1488s] ---------------------------------------------------------------------------------------------
[05/20 13:47:43   1488s] [ GlobalRoute            ]      1   0:00:01.2  (  13.4 % )     0:00:01.2 /  0:00:03.1    2.5
[05/20 13:47:43   1488s] [ DetailRoute            ]      1   0:00:02.0  (  21.5 % )     0:00:02.0 /  0:00:13.4    6.8
[05/20 13:47:43   1488s] [ MISC                   ]          0:00:06.0  (  65.0 % )     0:00:06.0 /  0:00:23.5    3.9
[05/20 13:47:43   1488s] ---------------------------------------------------------------------------------------------
[05/20 13:47:43   1488s]  EcoRoute #1 TOTAL                  0:00:09.2  ( 100.0 % )     0:00:09.2 /  0:00:40.0    4.4
[05/20 13:47:43   1488s] ---------------------------------------------------------------------------------------------
[05/20 13:47:43   1488s] 
[05/20 13:47:43   1488s] **optDesign ... cpu = 0:01:56, real = 0:00:30, mem = 3081.2M, totSessionCpu=0:24:49 **
[05/20 13:47:43   1488s] New Signature Flow (restoreNanoRouteOptions) ....
[05/20 13:47:43   1488s] OPTC: user 20.0
[05/20 13:47:43   1488s] **INFO: flowCheckPoint #5 PostEcoSummary
[05/20 13:47:43   1488s] Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=25702 and nets=27135 using extraction engine 'postRoute' at effort level 'low' .
[05/20 13:47:43   1488s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/20 13:47:43   1488s] Type 'man IMPEXT-3530' for more detail.
[05/20 13:47:43   1488s] PostRoute (effortLevel low) RC Extraction called for design snn_fixed_16_2_4_4_2.
[05/20 13:47:43   1488s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/20 13:47:43   1488s] Type 'man IMPEXT-6197' for more detail.
[05/20 13:47:43   1488s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/20 13:47:43   1488s] * Layer Id             : 1 - M1
[05/20 13:47:43   1488s]       Thickness        : 0.1
[05/20 13:47:43   1488s]       Min Width        : 0.17
[05/20 13:47:43   1488s]       Layer Dielectric : 4.1
[05/20 13:47:43   1488s] * Layer Id             : 2 - M2
[05/20 13:47:43   1488s]       Thickness        : 0.35
[05/20 13:47:43   1488s]       Min Width        : 0.14
[05/20 13:47:43   1488s]       Layer Dielectric : 4.1
[05/20 13:47:43   1488s] * Layer Id             : 3 - M3
[05/20 13:47:43   1488s]       Thickness        : 0.35
[05/20 13:47:43   1488s]       Min Width        : 0.14
[05/20 13:47:43   1488s]       Layer Dielectric : 4.1
[05/20 13:47:43   1488s] * Layer Id             : 4 - M4
[05/20 13:47:43   1488s]       Thickness        : 0.8
[05/20 13:47:43   1488s]       Min Width        : 0.3
[05/20 13:47:43   1488s]       Layer Dielectric : 4.1
[05/20 13:47:43   1488s] * Layer Id             : 5 - M5
[05/20 13:47:43   1488s]       Thickness        : 0.8
[05/20 13:47:43   1488s]       Min Width        : 0.3
[05/20 13:47:43   1488s]       Layer Dielectric : 4.1
[05/20 13:47:43   1488s] * Layer Id             : 6 - M6
[05/20 13:47:43   1488s]       Thickness        : 1.2
[05/20 13:47:43   1488s]       Min Width        : 1.6
[05/20 13:47:43   1488s]       Layer Dielectric : 4.1
[05/20 13:47:43   1488s] * Layer Id             : 7 - M7
[05/20 13:47:43   1488s]       Thickness        : 2
[05/20 13:47:43   1488s]       Min Width        : 10
[05/20 13:47:43   1488s]       Layer Dielectric : 4.1
[05/20 13:47:43   1488s] extractDetailRC Option : -outfile /tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d -maxResLength 200  -basic
[05/20 13:47:43   1488s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/20 13:47:43   1488s] Capacitance Scaling Factor   : 1.00000
[05/20 13:47:43   1488s] Resistance Scaling Factor    : 1.00000
[05/20 13:47:43   1488s] Coupling Cap. Scaling Factor : 1.00000
[05/20 13:47:43   1488s] Clock Cap Scaling Factor    : 1.00000
[05/20 13:47:43   1488s] Clock Res. Scaling Factor    : 1.00000
[05/20 13:47:43   1488s] Clock coupling capacitance Scaling Factor    : 1.00000
[05/20 13:47:43   1488s] Shrink Factor                : 1.00000
[05/20 13:47:44   1489s] 
[05/20 13:47:44   1489s] Trim Metal Layers:
[05/20 13:47:44   1489s] LayerId::1 widthSet size::1
[05/20 13:47:44   1489s] LayerId::2 widthSet size::1
[05/20 13:47:44   1489s] LayerId::3 widthSet size::1
[05/20 13:47:44   1489s] LayerId::4 widthSet size::1
[05/20 13:47:44   1489s] LayerId::5 widthSet size::1
[05/20 13:47:44   1489s] LayerId::6 widthSet size::1
[05/20 13:47:44   1489s] LayerId::7 widthSet size::1
[05/20 13:47:44   1489s] eee: pegSigSF::1.070000
[05/20 13:47:44   1489s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 7186.7M)
[05/20 13:47:44   1489s] Creating parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for storing RC.
[05/20 13:47:45   1490s] Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 7230.7M)
[05/20 13:47:45   1490s] Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 7230.7M)
[05/20 13:47:45   1490s] Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 7230.7M)
[05/20 13:47:46   1491s] Extracted 40.0005% (CPU Time= 0:00:02.3  MEM= 7234.7M)
[05/20 13:47:46   1491s] Extracted 50.0008% (CPU Time= 0:00:02.5  MEM= 7234.7M)
[05/20 13:47:46   1491s] Extracted 60.0007% (CPU Time= 0:00:02.6  MEM= 7234.7M)
[05/20 13:47:47   1492s] Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 7234.7M)
[05/20 13:47:47   1492s] Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 7234.7M)
[05/20 13:47:48   1493s] Extracted 90.0005% (CPU Time= 0:00:04.3  MEM= 7234.7M)
[05/20 13:47:48   1493s] Extracted 100% (CPU Time= 0:00:04.6  MEM= 7234.7M)
[05/20 13:47:48   1493s] Number of Extracted Resistors     : 508631
[05/20 13:47:48   1493s] Number of Extracted Ground Cap.   : 528571
[05/20 13:47:48   1493s] Number of Extracted Coupling Cap. : 924888
[05/20 13:47:48   1493s] Opening parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for reading (mem: 7210.668M)
[05/20 13:47:48   1493s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/20 13:47:49   1494s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 7210.7M)
[05/20 13:47:49   1494s] Creating parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb_Filter.rcdb.d' for storing RC.
[05/20 13:47:49   1494s] Closing parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d': 26988 access done (mem: 7218.668M)
[05/20 13:47:49   1494s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7218.668M)
[05/20 13:47:49   1494s] Opening parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for reading (mem: 7218.668M)
[05/20 13:47:49   1494s] processing rcdb (/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d) for hinst (top) of cell (snn_fixed_16_2_4_4_2);
[05/20 13:47:49   1494s] Closing parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d': 0 access done (mem: 7218.668M)
[05/20 13:47:49   1494s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=7218.668M)
[05/20 13:47:49   1494s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 7218.668M)
[05/20 13:47:49   1494s] **optDesign ... cpu = 0:02:02, real = 0:00:36, mem = 3079.2M, totSessionCpu=0:24:55 **
[05/20 13:47:49   1494s] Starting delay calculation for Setup views
[05/20 13:47:50   1495s] AAE_INFO: opIsDesignInPostRouteState() is 1
[05/20 13:47:50   1495s] AAE_INFO: resetNetProps viewIdx 0 
[05/20 13:47:50   1495s] Starting SI iteration 1 using Infinite Timing Windows
[05/20 13:47:50   1495s] #################################################################################
[05/20 13:47:50   1495s] # Design Stage: PostRoute
[05/20 13:47:50   1495s] # Design Name: snn_fixed_16_2_4_4_2
[05/20 13:47:50   1495s] # Design Mode: 90nm
[05/20 13:47:50   1495s] # Analysis Mode: MMMC OCV 
[05/20 13:47:50   1495s] # Parasitics Mode: SPEF/RCDB 
[05/20 13:47:50   1495s] # Signoff Settings: SI On 
[05/20 13:47:50   1495s] #################################################################################
[05/20 13:47:50   1497s] Topological Sorting (REAL = 0:00:00.0, MEM = 7340.6M, InitMEM = 7340.6M)
[05/20 13:47:50   1497s] Setting infinite Tws ...
[05/20 13:47:50   1497s] First Iteration Infinite Tw... 
[05/20 13:47:50   1497s] Calculate early delays in OCV mode...
[05/20 13:47:50   1497s] Calculate late delays in OCV mode...
[05/20 13:47:50   1497s] Start delay calculation (fullDC) (24 T). (MEM=7340.56)
[05/20 13:47:50   1497s] 
[05/20 13:47:50   1497s] Trim Metal Layers:
[05/20 13:47:50   1498s] LayerId::1 widthSet size::1
[05/20 13:47:50   1498s] LayerId::2 widthSet size::1
[05/20 13:47:50   1498s] LayerId::3 widthSet size::1
[05/20 13:47:50   1498s] LayerId::4 widthSet size::1
[05/20 13:47:50   1498s] LayerId::5 widthSet size::1
[05/20 13:47:50   1498s] LayerId::6 widthSet size::1
[05/20 13:47:50   1498s] LayerId::7 widthSet size::1
[05/20 13:47:50   1498s] eee: pegSigSF::1.070000
[05/20 13:47:50   1498s] End AAE Lib Interpolated Model. (MEM=7352.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:47:50   1498s] Opening parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for reading (mem: 7352.168M)
[05/20 13:47:50   1498s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 7354.2M)
[05/20 13:47:50   1498s] AAE_INFO: 24 threads acquired from CTE.
[05/20 13:47:52   1514s] Total number of fetched objects 26988
[05/20 13:47:52   1514s] AAE_INFO-618: Total number of nets in the design is 27135,  100.0 percent of the nets selected for SI analysis
[05/20 13:47:52   1514s] End Timing Check Calculation. (CPU Time=0:00:00.6, Real Time=0:00:00.0)
[05/20 13:47:52   1514s] End delay calculation. (MEM=8385.04 CPU=0:00:16.1 REAL=0:00:02.0)
[05/20 13:47:52   1514s] End delay calculation (fullDC). (MEM=8385.04 CPU=0:00:17.0 REAL=0:00:02.0)
[05/20 13:47:52   1514s] *** CDM Built up (cpu=0:00:19.6  real=0:00:02.0  mem= 8385.0M) ***
[05/20 13:47:52   1517s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 8393.0M)
[05/20 13:47:52   1517s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/20 13:47:52   1517s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 8393.0M)
[05/20 13:47:52   1517s] Starting SI iteration 2
[05/20 13:47:52   1518s] Calculate early delays in OCV mode...
[05/20 13:47:52   1518s] Calculate late delays in OCV mode...
[05/20 13:47:52   1518s] Start delay calculation (fullDC) (24 T). (MEM=7392.16)
[05/20 13:47:52   1518s] End AAE Lib Interpolated Model. (MEM=7392.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:47:52   1518s] Glitch Analysis: View Default -- Total Number of Nets Skipped = 2476. 
[05/20 13:47:52   1518s] Glitch Analysis: View Default -- Total Number of Nets Analyzed = 26988. 
[05/20 13:47:52   1518s] Total number of fetched objects 26988
[05/20 13:47:52   1518s] AAE_INFO-618: Total number of nets in the design is 27135,  0.1 percent of the nets selected for SI analysis
[05/20 13:47:52   1518s] End delay calculation. (MEM=8421.49 CPU=0:00:00.3 REAL=0:00:00.0)
[05/20 13:47:52   1518s] End delay calculation (fullDC). (MEM=8421.49 CPU=0:00:00.3 REAL=0:00:00.0)
[05/20 13:47:52   1518s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 8421.5M) ***
[05/20 13:47:53   1521s] *** Done Building Timing Graph (cpu=0:00:26.9 real=0:00:04.0 totSessionCpu=0:25:22 mem=8427.5M)
[05/20 13:47:53   1521s] End AAE Lib Interpolated Model. (MEM=8427.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/20 13:47:53   1521s] OPERPROF: Starting spInitSiteArr at level 1, MEM:8427.5M, EPOCH TIME: 1747763273.400356
[05/20 13:47:53   1521s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:53   1521s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:53   1521s] 
[05/20 13:47:53   1521s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:53   1521s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:53   1521s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.032, REAL:0.029, MEM:8427.5M, EPOCH TIME: 1747763273.429264
[05/20 13:47:53   1521s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:53   1521s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:53   1522s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:8459.5M, EPOCH TIME: 1747763273.711934
[05/20 13:47:53   1522s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:53   1522s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:53   1522s] 
[05/20 13:47:53   1522s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:53   1522s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:53   1522s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.030, MEM:8459.5M, EPOCH TIME: 1747763273.741849
[05/20 13:47:53   1522s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:53   1522s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:53   1522s] Density: 40.427%
------------------------------------------------------------------

[05/20 13:47:53   1522s] **optDesign ... cpu = 0:02:30, real = 0:00:40, mem = 3529.1M, totSessionCpu=0:25:23 **
[05/20 13:47:53   1522s] Executing marking Critical Nets1
[05/20 13:47:53   1522s] **INFO: flowCheckPoint #6 OptimizationRecovery
[05/20 13:47:53   1522s] *** Timing Is met
[05/20 13:47:53   1522s] *** Check timing (0:00:00.0)
[05/20 13:47:53   1522s] Running postRoute recovery in postEcoRoute mode
[05/20 13:47:53   1522s] **optDesign ... cpu = 0:02:30, real = 0:00:40, mem = 3529.1M, totSessionCpu=0:25:23 **
[05/20 13:47:54   1523s]   Timing/DRV Snapshot: (TGT)
[05/20 13:47:54   1523s]      Weighted WNS: 0.000
[05/20 13:47:54   1523s]       All  PG WNS: 0.000
[05/20 13:47:54   1523s]       High PG WNS: 0.000
[05/20 13:47:54   1523s]       All  PG TNS: 0.000
[05/20 13:47:54   1523s]       High PG TNS: 0.000
[05/20 13:47:54   1523s]       Low  PG TNS: 0.000
[05/20 13:47:54   1523s]          Tran DRV: 0 (1)
[05/20 13:47:54   1523s]           Cap DRV: 0 (1)
[05/20 13:47:54   1523s]        Fanout DRV: 0 (0)
[05/20 13:47:54   1523s]            Glitch: 0 (0)
[05/20 13:47:54   1523s]    Category Slack: { [L, 199978.062] [H, 199978.062] }
[05/20 13:47:54   1523s] 
[05/20 13:47:54   1523s] Checking setup slack degradation ...
[05/20 13:47:54   1523s] 
[05/20 13:47:54   1523s] Recovery Manager:
[05/20 13:47:54   1523s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[05/20 13:47:54   1523s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[05/20 13:47:54   1523s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[05/20 13:47:54   1523s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[05/20 13:47:54   1523s] 
[05/20 13:47:54   1523s] Checking DRV degradation...
[05/20 13:47:54   1523s] 
[05/20 13:47:54   1523s] Recovery Manager:
[05/20 13:47:54   1523s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/20 13:47:54   1523s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/20 13:47:54   1523s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[05/20 13:47:54   1523s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[05/20 13:47:54   1523s] 
[05/20 13:47:54   1523s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[05/20 13:47:54   1523s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=7476.52M, totSessionCpu=0:25:24).
[05/20 13:47:54   1523s] **optDesign ... cpu = 0:02:30, real = 0:00:41, mem = 3528.8M, totSessionCpu=0:25:24 **
[05/20 13:47:54   1523s] 
[05/20 13:47:54   1523s] Latch borrow mode reset to max_borrow
[05/20 13:47:54   1526s] **INFO: flowCheckPoint #7 FinalSummary
[05/20 13:47:54   1526s] OPTC: user 20.0
[05/20 13:47:54   1526s] Reported timing to dir ../work/report/
[05/20 13:47:54   1526s] **optDesign ... cpu = 0:02:33, real = 0:00:41, mem = 3512.5M, totSessionCpu=0:25:26 **
[05/20 13:47:54   1526s] OPERPROF: Starting spInitSiteArr at level 1, MEM:7438.5M, EPOCH TIME: 1747763274.588035
[05/20 13:47:54   1526s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:54   1526s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:54   1526s] 
[05/20 13:47:54   1526s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:54   1526s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:54   1526s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.028, MEM:7438.5M, EPOCH TIME: 1747763274.615730
[05/20 13:47:54   1526s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:54   1526s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 Default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2e+05  |  2e+05  |  2e+05  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1282   |   800   |   922   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:7480.1M, EPOCH TIME: 1747763277.716356
[05/20 13:47:57   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] 
[05/20 13:47:57   1531s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:57   1531s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:57   1531s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.033, REAL:0.029, MEM:7480.1M, EPOCH TIME: 1747763277.745232
[05/20 13:47:57   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:57   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] Density: 40.427%
------------------------------------------------------------------

[05/20 13:47:57   1531s] OPERPROF: Starting spInitSiteArr at level 1, MEM:7480.1M, EPOCH TIME: 1747763277.774109
[05/20 13:47:57   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] 
[05/20 13:47:57   1531s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:57   1531s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:57   1531s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:7480.1M, EPOCH TIME: 1747763277.802061
[05/20 13:47:57   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:4346).
[05/20 13:47:57   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] **optDesign ... cpu = 0:02:38, real = 0:00:44, mem = 3514.6M, totSessionCpu=0:25:31 **
[05/20 13:47:57   1531s]  ReSet Options after AAE Based Opt flow 
[05/20 13:47:57   1531s] 
[05/20 13:47:57   1531s] TimeStamp Deleting Cell Server Begin ...
[05/20 13:47:57   1531s] Deleting Lib Analyzer.
[05/20 13:47:57   1531s] 
[05/20 13:47:57   1531s] TimeStamp Deleting Cell Server End ...
[05/20 13:47:57   1531s] Opt: RC extraction mode changed to 'detail'
[05/20 13:47:57   1531s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/20 13:47:57   1531s] Type 'man IMPOPT-3195' for more detail.
[05/20 13:47:57   1531s] *** Finished optDesign ***
[05/20 13:47:57   1531s] 
[05/20 13:47:57   1531s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:38 real=0:00:45.1)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:12.7 real=0:00:12.4)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:47.0 real=0:00:07.3)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:12.8 real=0:00:04.1)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:02.5 real=0:00:01.2)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.4 real=0:00:00.9)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:40.1 real=0:00:09.3)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:27.9 real=0:00:03.9)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:03.5 real=0:00:00.7)
[05/20 13:47:57   1531s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[05/20 13:47:57   1531s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/20 13:47:57   1531s] Info: Destroy the CCOpt slew target map.
[05/20 13:47:57   1531s] clean pInstBBox. size 0
[05/20 13:47:57   1531s] All LLGs are deleted
[05/20 13:47:57   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:7472.1M, EPOCH TIME: 1747763277.912760
[05/20 13:47:57   1531s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:7472.1M, EPOCH TIME: 1747763277.912942
[05/20 13:47:57   1531s] Info: pop threads available for lower-level modules during optimization.
[05/20 13:47:57   1531s] *** optDesign #1 [finish] : cpu/real = 0:02:38.3/0:00:44.7 (3.5), totSession cpu/real = 0:25:31.5/0:04:53.1 (5.2), mem = 7472.1M
[05/20 13:47:57   1531s] 
[05/20 13:47:57   1531s] =============================================================================================
[05/20 13:47:57   1531s]  Final TAT Report : optDesign #1                                                21.19-s058_1
[05/20 13:47:57   1531s] =============================================================================================
[05/20 13:47:57   1531s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/20 13:47:57   1531s] ---------------------------------------------------------------------------------------------
[05/20 13:47:57   1531s] [ InitOpt                ]      1   0:00:01.2  (   2.7 % )     0:00:01.5 /  0:00:05.3    3.6
[05/20 13:47:57   1531s] [ DrvOpt                 ]      1   0:00:03.4  (   7.7 % )     0:00:03.4 /  0:00:11.0    3.2
[05/20 13:47:57   1531s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/20 13:47:57   1531s] [ LayerAssignment        ]      2   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/20 13:47:57   1531s] [ BuildHoldData          ]      1   0:00:01.4  (   3.0 % )     0:00:06.8 /  0:00:43.3    6.3
[05/20 13:47:57   1531s] [ OptSummaryReport       ]      5   0:00:00.7  (   1.5 % )     0:00:04.7 /  0:00:08.5    1.8
[05/20 13:47:57   1531s] [ DrvReport              ]      9   0:00:03.5  (   7.8 % )     0:00:03.5 /  0:00:06.0    1.7
[05/20 13:47:57   1531s] [ SlackTraversorInit     ]      2   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/20 13:47:57   1531s] [ CheckPlace             ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.7    2.7
[05/20 13:47:57   1531s] [ RefinePlace            ]      1   0:00:00.6  (   1.4 % )     0:00:00.6 /  0:00:01.1    1.8
[05/20 13:47:57   1531s] [ EcoRoute               ]      1   0:00:09.2  (  20.6 % )     0:00:09.2 /  0:00:40.0    4.4
[05/20 13:47:57   1531s] [ ExtractRC              ]      2   0:00:12.3  (  27.6 % )     0:00:12.3 /  0:00:12.6    1.0
[05/20 13:47:57   1531s] [ TimingUpdate           ]     16   0:00:04.4  (   9.9 % )     0:00:09.6 /  0:01:13.0    7.6
[05/20 13:47:57   1531s] [ FullDelayCalc          ]      5   0:00:05.1  (  11.4 % )     0:00:05.1 /  0:00:46.7    9.1
[05/20 13:47:57   1531s] [ TimingReport           ]      5   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.6    2.5
[05/20 13:47:57   1531s] [ GenerateReports        ]      1   0:00:00.7  (   1.5 % )     0:00:00.7 /  0:00:00.6    1.0
[05/20 13:47:57   1531s] [ MISC                   ]          0:00:00.8  (   1.8 % )     0:00:00.8 /  0:00:00.7    0.9
[05/20 13:47:57   1531s] ---------------------------------------------------------------------------------------------
[05/20 13:47:57   1531s]  optDesign #1 TOTAL                 0:00:44.7  ( 100.0 % )     0:00:44.7 /  0:02:38.3    3.5
[05/20 13:47:57   1531s] ---------------------------------------------------------------------------------------------
[05/20 13:47:57   1531s] 
[05/20 13:47:57   1531s] <CMD> setFillerMode -corePrefix snn_fixed_16_2_4_4_2_FILL -core {scs130lp_fill_1 scs130lp_fill_2 scs130lp_fill_4 scs130lp_fill_8}
[05/20 13:47:57   1531s] <CMD> addFiller -cell {scs130lp_fill_1 scs130lp_fill_2 scs130lp_fill_4 scs130lp_fill_8} -prefix snn_fixed_16_2_4_4_2FILL -markFixed
[05/20 13:47:57   1531s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[05/20 13:47:57   1531s] operations, such as antenna fixing, may fail due to fillers being marked 
[05/20 13:47:57   1531s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[05/20 13:47:57   1531s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/20 13:47:57   1531s] Type 'man IMPSP-5217' for more detail.
[05/20 13:47:57   1531s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:7472.1M, EPOCH TIME: 1747763277.922679
[05/20 13:47:57   1531s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:7472.1M, EPOCH TIME: 1747763277.923027
[05/20 13:47:57   1531s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7472.1M, EPOCH TIME: 1747763277.923171
[05/20 13:47:57   1531s] Processing tracks to init pin-track alignment.
[05/20 13:47:57   1531s] z: 1, totalTracks: 1
[05/20 13:47:57   1531s] z: 3, totalTracks: 1
[05/20 13:47:57   1531s] z: 5, totalTracks: 1
[05/20 13:47:57   1531s] z: 7, totalTracks: 1
[05/20 13:47:57   1531s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[05/20 13:47:57   1531s] All LLGs are deleted
[05/20 13:47:57   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:7472.1M, EPOCH TIME: 1747763277.935309
[05/20 13:47:57   1531s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:7472.1M, EPOCH TIME: 1747763277.935513
[05/20 13:47:57   1531s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:7472.1M, EPOCH TIME: 1747763277.936548
[05/20 13:47:57   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:57   1531s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:7472.1M, EPOCH TIME: 1747763277.940901
[05/20 13:47:57   1531s] Max number of tech site patterns supported in site array is 256.
[05/20 13:47:57   1531s] Core basic site is unit
[05/20 13:47:57   1531s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:7472.1M, EPOCH TIME: 1747763277.954012
[05/20 13:47:58   1531s] After signature check, allow fast init is false, keep pre-filter is true.
[05/20 13:47:58   1531s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/20 13:47:58   1531s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.251, REAL:0.061, MEM:7472.1M, EPOCH TIME: 1747763278.014847
[05/20 13:47:58   1531s] SiteArray: non-trimmed site array dimensions = 210 x 2099
[05/20 13:47:58   1531s] SiteArray: use 2,420,736 bytes
[05/20 13:47:58   1531s] SiteArray: current memory after site array memory allocation 7472.1M
[05/20 13:47:58   1531s] SiteArray: FP blocked sites are writable
[05/20 13:47:58   1531s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/20 13:47:58   1531s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:7472.1M, EPOCH TIME: 1747763278.019180
[05/20 13:47:58   1532s] Process 506438 wires and vias for routing blockage analysis
[05/20 13:47:58   1532s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.307, REAL:0.068, MEM:7472.1M, EPOCH TIME: 1747763278.086821
[05/20 13:47:58   1532s] SiteArray: number of non floorplan blocked sites for llg default is 440790
[05/20 13:47:58   1532s] Atter site array init, number of instance map data is 0.
[05/20 13:47:58   1532s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.726, REAL:0.157, MEM:7472.1M, EPOCH TIME: 1747763278.097637
[05/20 13:47:58   1532s] 
[05/20 13:47:58   1532s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[05/20 13:47:58   1532s]  Pre_CCE_Colorizing is not ON! (0:0:740:0)
[05/20 13:47:58   1532s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.743, REAL:0.173, MEM:7472.1M, EPOCH TIME: 1747763278.109835
[05/20 13:47:58   1532s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:7472.1M, EPOCH TIME: 1747763278.109952
[05/20 13:47:58   1532s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.015, REAL:0.011, MEM:7472.1M, EPOCH TIME: 1747763278.120974
[05/20 13:47:58   1532s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:01.0, mem=7472.1MB).
[05/20 13:47:58   1532s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.774, REAL:0.201, MEM:7472.1M, EPOCH TIME: 1747763278.124426
[05/20 13:47:58   1532s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.775, REAL:0.201, MEM:7472.1M, EPOCH TIME: 1747763278.124512
[05/20 13:47:58   1532s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:7472.1M, EPOCH TIME: 1747763278.124591
[05/20 13:47:58   1532s]   Signal wire search tree: 505826 elements. (cpu=0:00:00.2, mem=0.0M)
[05/20 13:47:58   1532s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.139, REAL:0.139, MEM:7472.1M, EPOCH TIME: 1747763278.263625
[05/20 13:47:58   1532s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:7472.1M, EPOCH TIME: 1747763278.305798
[05/20 13:47:58   1532s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:7472.1M, EPOCH TIME: 1747763278.305984
[05/20 13:47:58   1532s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:7472.1M, EPOCH TIME: 1747763278.307731
[05/20 13:47:58   1532s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:7472.1M, EPOCH TIME: 1747763278.307982
[05/20 13:47:58   1532s] AddFiller init all instances time CPU:0.002, REAL:0.002
[05/20 13:47:59   1534s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f922faa4288.
[05/20 13:47:59   1534s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 2 out of 3 thread pools are available.
[05/20 13:47:59   1535s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): Rebuild thread pool 0x7f922faa4288.
[05/20 13:47:59   1535s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3dfc5bc0): 2 out of 3 thread pools are available.
[05/20 13:47:59   1535s] AddFiller main function time CPU:2.447, REAL:1.349
[05/20 13:47:59   1535s] Filler instance commit time CPU:0.809, REAL:0.808
[05/20 13:47:59   1535s] *INFO: Adding fillers to top-module.
[05/20 13:47:59   1535s] *INFO:   Added 23128 filler insts (cell scs130lp_fill_8 / prefix snn_fixed_16_2_4_4_2FILL).
[05/20 13:47:59   1535s] *INFO:   Added 10736 filler insts (cell scs130lp_fill_4 / prefix snn_fixed_16_2_4_4_2FILL).
[05/20 13:47:59   1535s] *INFO:   Added 10653 filler insts (cell scs130lp_fill_2 / prefix snn_fixed_16_2_4_4_2FILL).
[05/20 13:47:59   1535s] *INFO:   Added 10730 filler insts (cell scs130lp_fill_1 / prefix snn_fixed_16_2_4_4_2FILL).
[05/20 13:47:59   1535s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:2.552, REAL:1.353, MEM:7440.1M, EPOCH TIME: 1747763279.661344
[05/20 13:47:59   1535s] *INFO: Total 55247 filler insts added - prefix snn_fixed_16_2_4_4_2FILL (CPU: 0:00:03.5).
[05/20 13:47:59   1535s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:2.553, REAL:1.354, MEM:7440.1M, EPOCH TIME: 1747763279.661592
[05/20 13:47:59   1535s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:7440.1M, EPOCH TIME: 1747763279.661722
[05/20 13:47:59   1535s] For 55247 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.164, REAL:0.165, MEM:7440.1M, EPOCH TIME: 1747763279.826961
[05/20 13:47:59   1535s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:2.720, REAL:1.522, MEM:7440.1M, EPOCH TIME: 1747763279.828243
[05/20 13:47:59   1535s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:2.721, REAL:1.523, MEM:7440.1M, EPOCH TIME: 1747763279.828348
[05/20 13:47:59   1535s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:7440.1M, EPOCH TIME: 1747763279.829282
[05/20 13:47:59   1535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:80949).
[05/20 13:47:59   1535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:59   1535s] All LLGs are deleted
[05/20 13:47:59   1535s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:59   1535s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/20 13:47:59   1535s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:7472.1M, EPOCH TIME: 1747763279.868244
[05/20 13:47:59   1535s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.004, REAL:0.004, MEM:7469.8M, EPOCH TIME: 1747763279.872113
[05/20 13:47:59   1535s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.163, REAL:0.047, MEM:7463.8M, EPOCH TIME: 1747763279.876764
[05/20 13:47:59   1535s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:3.842, REAL:1.954, MEM:7463.8M, EPOCH TIME: 1747763279.876894
[05/20 13:47:59   1535s] <CMD> saveDesign ../work/design/snn_fixed_16_2_4_4_2_routed.enc
[05/20 13:47:59   1535s] The in-memory database contained RC information but was not saved. To save 
[05/20 13:47:59   1535s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/20 13:47:59   1535s] so it should only be saved when it is really desired.
[05/20 13:47:59   1535s] #% Begin save design ... (date=05/20 13:47:59, mem=3527.2M)
[05/20 13:48:00   1535s] % Begin Save ccopt configuration ... (date=05/20 13:47:59, mem=3527.2M)
[05/20 13:48:00   1535s] % End Save ccopt configuration ... (date=05/20 13:48:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=3527.4M, current mem=3527.4M)
[05/20 13:48:00   1535s] % Begin Save netlist data ... (date=05/20 13:48:00, mem=3527.5M)
[05/20 13:48:00   1535s] Writing Binary DB to ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/vbin/snn_fixed_16_2_4_4_2.v.bin in multi-threaded mode...
[05/20 13:48:00   1535s] % End Save netlist data ... (date=05/20 13:48:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=3527.5M, current mem=3527.5M)
[05/20 13:48:00   1535s] Saving symbol-table file in separate thread ...
[05/20 13:48:00   1535s] Saving congestion map file in separate thread ...
[05/20 13:48:00   1535s] Saving congestion map file ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/snn_fixed_16_2_4_4_2.route.congmap.gz ...
[05/20 13:48:00   1535s] % Begin Save AAE data ... (date=05/20 13:48:00, mem=3528.2M)
[05/20 13:48:00   1535s] Saving AAE Data ...
[05/20 13:48:00   1535s] % End Save AAE data ... (date=05/20 13:48:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=3528.2M, current mem=3527.9M)
[05/20 13:48:00   1536s] Saving preference file ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/gui.pref.tcl ...
[05/20 13:48:00   1536s] Saving mode setting ...
[05/20 13:48:00   1536s] Saving global file ...
[05/20 13:48:01   1536s] Saving Drc markers ...
[05/20 13:48:01   1536s] ... No Drc file written since there is no markers found.
[05/20 13:48:01   1536s] Saving special route data file in separate thread ...
[05/20 13:48:01   1536s] Saving PG file in separate thread ...
[05/20 13:48:01   1536s] Saving placement file in separate thread ...
[05/20 13:48:01   1536s] Saving property file in separate thread ...
[05/20 13:48:01   1536s] Saving PG file ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/snn_fixed_16_2_4_4_2.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on Tue May 20 13:48:01 2025)
[05/20 13:48:01   1536s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/20 13:48:01   1536s] Saving property file ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/snn_fixed_16_2_4_4_2.prop
[05/20 13:48:01   1536s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=7520.5M) ***
[05/20 13:48:01   1536s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:01   1536s] Save Adaptive View Pruning View Names to Binary file
[05/20 13:48:01   1536s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=7520.5M) ***
[05/20 13:48:01   1536s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=7520.5M) ***
[05/20 13:48:01   1536s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:01   1536s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:01   1536s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:00.0 mem=7520.5M) ***
[05/20 13:48:01   1536s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:01   1536s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:02   1537s] #Saving pin access data to file ../work/design/snn_fixed_16_2_4_4_2_routed.enc.dat.tmp/snn_fixed_16_2_4_4_2.apa ...
[05/20 13:48:02   1537s] #
[05/20 13:48:02   1537s] **ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[05/20 13:48:02   1537s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:02   1537s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:02   1537s] % Begin Save power constraints data ... (date=05/20 13:48:02, mem=3551.3M)
[05/20 13:48:02   1537s] % End Save power constraints data ... (date=05/20 13:48:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=3551.3M, current mem=3551.2M)
[05/20 13:48:02   1537s] Generated self-contained design snn_fixed_16_2_4_4_2_routed.enc.dat.tmp
[05/20 13:48:03   1537s] #% End save design ... (date=05/20 13:48:03, total cpu=0:00:02.0, real=0:00:04.0, peak res=3558.5M, current mem=3550.6M)
[05/20 13:48:03   1537s] 
[05/20 13:48:03   1537s] *** Summary of all messages that are not suppressed in this session:
[05/20 13:48:03   1537s] Severity  ID               Count  Summary                                  
[05/20 13:48:03   1537s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[05/20 13:48:03   1537s] ERROR     IMPOAX-8053          2  Could not open shared library %s : %s.   
[05/20 13:48:03   1537s] *** Message Summary: 0 warning(s), 3 error(s)
[05/20 13:48:03   1537s] 
[05/20 13:48:03   1537s] <CMD> verifyConnectivity -type regular -error 50 -warning 50 -reportfile ../work/report/snn_fixed_16_2_4_4_2_Conn_regular.rpt
[05/20 13:48:03   1537s] **WARN: (IMPTCM-77):	Option "-reportFile" for command verifyConnectivity is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/20 13:48:03   1537s] VERIFY_CONNECTIVITY use new engine.
[05/20 13:48:03   1537s] 
[05/20 13:48:03   1537s] ******** Start: VERIFY CONNECTIVITY ********
[05/20 13:48:03   1537s] Start Time: Tue May 20 13:48:03 2025
[05/20 13:48:03   1537s] 
[05/20 13:48:03   1537s] Design Name: snn_fixed_16_2_4_4_2
[05/20 13:48:03   1537s] Database Units: 1000
[05/20 13:48:03   1537s] Design Boundary: (0.0000, 0.0000) (1015.9200, 707.5400)
[05/20 13:48:03   1537s] Error Limit = 50; Warning Limit = 50
[05/20 13:48:03   1537s] Check specified nets
[05/20 13:48:03   1537s] Use 24 pthreads
[05/20 13:48:03   1539s] 
[05/20 13:48:03   1539s] Begin Summary 
[05/20 13:48:03   1539s]   Found no problems or warnings.
[05/20 13:48:03   1539s] End Summary
[05/20 13:48:03   1539s] 
[05/20 13:48:03   1539s] End Time: Tue May 20 13:48:03 2025
[05/20 13:48:03   1539s] Time Elapsed: 0:00:00.0
[05/20 13:48:03   1539s] 
[05/20 13:48:03   1539s] ******** End: VERIFY CONNECTIVITY ********
[05/20 13:48:03   1539s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/20 13:48:03   1539s]   (CPU Time: 0:00:02.3  MEM: 86.000M)
[05/20 13:48:03   1539s] 
[05/20 13:48:03   1539s] <CMD> verifyConnectivity -type special -error 50 -warning 50 -reportfile ../work/report/snn_fixed_16_2_4_4_2_Conn_special.rpt
[05/20 13:48:03   1539s] **WARN: (IMPTCM-77):	Option "-reportFile" for command verifyConnectivity is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/20 13:48:03   1539s] VERIFY_CONNECTIVITY use new engine.
[05/20 13:48:03   1539s] 
[05/20 13:48:03   1539s] ******** Start: VERIFY CONNECTIVITY ********
[05/20 13:48:03   1539s] Start Time: Tue May 20 13:48:03 2025
[05/20 13:48:03   1539s] 
[05/20 13:48:03   1539s] Design Name: snn_fixed_16_2_4_4_2
[05/20 13:48:03   1539s] Database Units: 1000
[05/20 13:48:03   1539s] Design Boundary: (0.0000, 0.0000) (1015.9200, 707.5400)
[05/20 13:48:03   1539s] Error Limit = 50; Warning Limit = 50
[05/20 13:48:03   1539s] Check specified nets
[05/20 13:48:03   1539s] Use 24 pthreads
[05/20 13:48:04   1542s] 
[05/20 13:48:04   1542s] Begin Summary 
[05/20 13:48:04   1542s]   Found no problems or warnings.
[05/20 13:48:04   1542s] End Summary
[05/20 13:48:04   1542s] 
[05/20 13:48:04   1542s] End Time: Tue May 20 13:48:04 2025
[05/20 13:48:04   1542s] Time Elapsed: 0:00:01.0
[05/20 13:48:04   1542s] 
[05/20 13:48:04   1542s] ******** End: VERIFY CONNECTIVITY ********
[05/20 13:48:04   1542s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/20 13:48:04   1542s]   (CPU Time: 0:00:02.2  MEM: 0.000M)
[05/20 13:48:04   1542s] 
[05/20 13:48:04   1542s]  *** Starting Verify Geometry (MEM: 7555.5) ***
[05/20 13:48:04   1542s] 
[05/20 13:48:04   1542s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Starting Verification
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Initializing
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/20 13:48:04   1542s]                   ...... bin size: 2240
[05/20 13:48:04   1542s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[05/20 13:48:04   1542s] Multi-CPU acceleration using 24 CPU(s).
[05/20 13:48:04   1542s] <CMD> saveDrc /tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/vergQTmpJxGmXT/qthread_src.drc
[05/20 13:48:04   1542s] Saving Drc markers ...
[05/20 13:48:04   1542s] ... No Drc file written since there is no markers found.
[05/20 13:48:04   1542s] <CMD> clearDrc
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 1 of 12  Thread : 0
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 2 of 12  Thread : 1
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 3 of 12  Thread : 2
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 4 of 12  Thread : 3
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 5 of 12  Thread : 4
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 6 of 12  Thread : 5
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 7 of 12  Thread : 6
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 8 of 12  Thread : 7
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 9 of 12  Thread : 8
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 10 of 12  Thread : 9
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 11 of 12  Thread : 10
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SubArea : 12 of 12  Thread : 11
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/20 13:48:04   1542s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/20 13:48:06   1551s] VG: elapsed time: 2.00
[05/20 13:48:06   1551s] Begin Summary ...
[05/20 13:48:06   1551s]   Cells       : 0
[05/20 13:48:06   1551s]   SameNet     : 0
[05/20 13:48:06   1551s]   Wiring      : 0
[05/20 13:48:06   1551s]   Antenna     : 0
[05/20 13:48:06   1551s]   Short       : 0
[05/20 13:48:06   1551s]   Overlap     : 0
[05/20 13:48:06   1551s] End Summary
[05/20 13:48:06   1551s] 
[05/20 13:48:06   1551s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/20 13:48:06   1551s] 
[05/20 13:48:06   1551s] **********End: VERIFY GEOMETRY**********
[05/20 13:48:06   1551s]  *** verify geometry (CPU: 0:00:09.6  MEM: 1022.9M)
[05/20 13:48:06   1551s] 
[05/20 13:48:06   1551s] <CMD> saveDesign ../work/design/snn_fixed_16_2_4_4_2_done.enc -def
[05/20 13:48:06   1551s] The in-memory database contained RC information but was not saved. To save 
[05/20 13:48:06   1551s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/20 13:48:06   1551s] so it should only be saved when it is really desired.
[05/20 13:48:06   1551s] #% Begin save design ... (date=05/20 13:48:06, mem=3580.7M)
[05/20 13:48:06   1551s] % Begin Save ccopt configuration ... (date=05/20 13:48:06, mem=3580.7M)
[05/20 13:48:06   1551s] % End Save ccopt configuration ... (date=05/20 13:48:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=3580.9M, current mem=3580.9M)
[05/20 13:48:06   1551s] % Begin Save netlist data ... (date=05/20 13:48:06, mem=3580.5M)
[05/20 13:48:06   1551s] Writing Binary DB to ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/vbin/snn_fixed_16_2_4_4_2.v.bin in multi-threaded mode...
[05/20 13:48:06   1552s] % End Save netlist data ... (date=05/20 13:48:06, total cpu=0:00:00.2, real=0:00:00.0, peak res=3580.5M, current mem=3580.5M)
[05/20 13:48:06   1552s] Saving symbol-table file in separate thread ...
[05/20 13:48:06   1552s] Saving congestion map file in separate thread ...
[05/20 13:48:06   1552s] Saving congestion map file ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.route.congmap.gz ...
[05/20 13:48:06   1552s] % Begin Save AAE data ... (date=05/20 13:48:06, mem=3581.4M)
[05/20 13:48:06   1552s] Saving AAE Data ...
[05/20 13:48:06   1552s] % End Save AAE data ... (date=05/20 13:48:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3581.4M, current mem=3581.4M)
[05/20 13:48:07   1552s] Saving preference file ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/gui.pref.tcl ...
[05/20 13:48:07   1552s] Saving mode setting ...
[05/20 13:48:07   1552s] Saving global file ...
[05/20 13:48:07   1552s] Saving Drc markers ...
[05/20 13:48:07   1552s] ... No Drc file written since there is no markers found.
[05/20 13:48:07   1552s] Saving Def ...
[05/20 13:48:07   1552s] Writing DEF file '../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.def.gz', current time is Tue May 20 13:48:07 2025 ...
[05/20 13:48:07   1552s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[05/20 13:48:08   1553s] DEF file '../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.def.gz' is written, current time is Tue May 20 13:48:08 2025 ...
[05/20 13:48:08   1553s] Saving special route data file in separate thread ...
[05/20 13:48:08   1553s] Saving PG file in separate thread ...
[05/20 13:48:08   1553s] Saving placement file in separate thread ...
[05/20 13:48:08   1553s] Saving property file in separate thread ...
[05/20 13:48:08   1553s] Saving PG file ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on Tue May 20 13:48:08 2025)
[05/20 13:48:08   1553s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/20 13:48:08   1553s] Saving property file ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.prop
[05/20 13:48:08   1553s] *** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=7553.3M) ***
[05/20 13:48:08   1553s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:08   1553s] Save Adaptive View Pruning View Names to Binary file
[05/20 13:48:08   1553s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=7553.3M) ***
[05/20 13:48:08   1553s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=7553.3M) ***
[05/20 13:48:08   1553s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:08   1553s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:09   1553s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=7553.3M) ***
[05/20 13:48:09   1553s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:48:09   1553s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/20 13:48:09   1554s] #Saving pin access data to file ../work/design/snn_fixed_16_2_4_4_2_done.enc.dat.tmp/snn_fixed_16_2_4_4_2.apa ...
[05/20 13:48:09   1554s] #
[05/20 13:48:09   1554s] **ERROR: (IMPOAX-8053):	Could not open shared library libinnovusoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory.
**ERROR: (IMPOAX-8053):	Could not open shared library libcdsSkillPcell.so : /afs/glue.umd.edu/department/enee/software/cadenceIC23/installs/INNOVUS211/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE.
**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[05/20 13:48:09   1554s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:48:09   1554s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[05/20 13:48:09   1554s] % Begin Save power constraints data ... (date=05/20 13:48:09, mem=3581.3M)
[05/20 13:48:09   1554s] % End Save power constraints data ... (date=05/20 13:48:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=3581.3M, current mem=3581.3M)
[05/20 13:48:10   1554s] Generated self-contained design snn_fixed_16_2_4_4_2_done.enc.dat.tmp
[05/20 13:48:10   1554s] #% End save design ... (date=05/20 13:48:10, total cpu=0:00:02.7, real=0:00:04.0, peak res=3581.4M, current mem=3580.1M)
[05/20 13:48:10   1554s] 
[05/20 13:48:10   1554s] *** Summary of all messages that are not suppressed in this session:
[05/20 13:48:10   1554s] Severity  ID               Count  Summary                                  
[05/20 13:48:10   1554s] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[05/20 13:48:10   1554s] ERROR     IMPOAX-8053          2  Could not open shared library %s : %s.   
[05/20 13:48:10   1554s] *** Message Summary: 0 warning(s), 3 error(s)
[05/20 13:48:10   1554s] 
[05/20 13:48:10   1554s] <CMD> streamOut ../work/output/snn_fixed_16_2_4_4_2_soc.gds -mapFile /afs/glue.umd.edu/department/enee/software/cadskywaterpdk/pdk/V2.1.306/LIBS/S130/s130_innovus.layermap -libName Test -structureName snn_fixed_16_2_4_4_2 -units 2000 -mode ALL
[05/20 13:48:10   1554s] Parse flat map file...
[05/20 13:48:10   1554s] Writing GDSII file ...
[05/20 13:48:10   1554s] 	****** db unit per micron = 1000 ******
[05/20 13:48:10   1554s] 	****** output gds2 file unit per micron = 2000 ******
[05/20 13:48:10   1554s] 	****** unit scaling factor = 2 ******
[05/20 13:48:10   1554s] Output for instance
[05/20 13:48:11   1554s] Output for bump
[05/20 13:48:11   1554s] Output for physical terminals
[05/20 13:48:11   1554s] Output for logical terminals
[05/20 13:48:11   1554s] Output for regular nets
[05/20 13:48:11   1555s] Output for special nets and metal fills
[05/20 13:48:11   1555s] Output for via structure generation total number 14
[05/20 13:48:11   1555s] Statistics for GDS generated (version 3)
[05/20 13:48:11   1555s] ----------------------------------------
[05/20 13:48:11   1555s] Stream Out Layer Mapping Information:
[05/20 13:48:11   1555s] GDS Layer Number          GDS Layer Name
[05/20 13:48:11   1555s] ----------------------------------------
[05/20 13:48:11   1555s]     235                             COMP
[05/20 13:48:11   1555s]     235                          DIEAREA
[05/20 13:48:11   1555s]     74                               rdl
[05/20 13:48:11   1555s]     76                            rdlcon
[05/20 13:48:11   1555s]     69                              via2
[05/20 13:48:11   1555s]     69                              met2
[05/20 13:48:11   1555s]     72                              met5
[05/20 13:48:11   1555s]     68                              via1
[05/20 13:48:11   1555s]     68                              met1
[05/20 13:48:11   1555s]     71                              met4
[05/20 13:48:11   1555s]     71                              via4
[05/20 13:48:11   1555s]     67                                li
[05/20 13:48:11   1555s]     70                              met3
[05/20 13:48:11   1555s]     67                              mcon
[05/20 13:48:11   1555s]     70                              via3
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Stream Out Information Processed for GDS version 3:
[05/20 13:48:11   1555s] Units: 2000 DBU
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Object                             Count
[05/20 13:48:11   1555s] ----------------------------------------
[05/20 13:48:11   1555s] Instances                          80949
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Ports/Pins                             8
[05/20 13:48:11   1555s]     metal layer met2                   7
[05/20 13:48:11   1555s]     metal layer met4                   1
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Nets                              266416
[05/20 13:48:11   1555s]     metal layer met1                   1
[05/20 13:48:11   1555s]     metal layer met2              175956
[05/20 13:48:11   1555s]     metal layer met3               67137
[05/20 13:48:11   1555s]     metal layer met4               22296
[05/20 13:48:11   1555s]     metal layer met5                1026
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s]     Via Instances                 239410
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Special Nets                         853
[05/20 13:48:11   1555s]     metal layer li                   633
[05/20 13:48:11   1555s]     metal layer met1                 216
[05/20 13:48:11   1555s]     metal layer met2                   4
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s]     Via Instances                    852
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Metal Fills                            0
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s]     Via Instances                      0
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Metal FillOPCs                         0
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s]     Via Instances                      0
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Metal FillDRCs                         0
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s]     Via Instances                      0
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Text                               27000
[05/20 13:48:11   1555s]     metal layer met1                2444
[05/20 13:48:11   1555s]     metal layer met2               20536
[05/20 13:48:11   1555s]     metal layer met3                3522
[05/20 13:48:11   1555s]     metal layer met4                 481
[05/20 13:48:11   1555s]     metal layer met5                  17
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Blockages                              0
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Custom Text                            0
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Custom Box                             0
[05/20 13:48:11   1555s] 
[05/20 13:48:11   1555s] Trim Metal                             0
[05/20 13:48:11   1555s] 
[05/20 13:48:12   1555s] ######Streamout is finished!
[05/20 13:48:12   1555s] <CMD> saveNetlist ../work/output/snn_fixed_16_2_4_4_2_soc.v -includePowerGround
[05/20 13:48:12   1555s] Writing Netlist "../work/output/snn_fixed_16_2_4_4_2_soc.v" ...
[05/20 13:48:12   1555s] Pwr name (vpwr).
[05/20 13:48:12   1555s] Gnd name (vgnd).
[05/20 13:48:12   1555s] 1 Pwr names and 1 Gnd names.
[05/20 13:48:12   1556s] <CMD> extractRC -outfile ../work/output/snn_fixed_16_2_4_4_2.cap
[05/20 13:48:12   1556s] Closing parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d': 26988 access done (mem: 7494.766M)
[05/20 13:48:12   1556s] Extraction called for design 'snn_fixed_16_2_4_4_2' of instances=80949 and nets=27135 using extraction engine 'postRoute' at effort level 'low' .
[05/20 13:48:12   1556s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/20 13:48:12   1556s] Type 'man IMPEXT-3530' for more detail.
[05/20 13:48:12   1556s] PostRoute (effortLevel low) RC Extraction called for design snn_fixed_16_2_4_4_2.
[05/20 13:48:12   1556s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/20 13:48:12   1556s] Type 'man IMPEXT-6197' for more detail.
[05/20 13:48:12   1556s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/20 13:48:12   1556s] * Layer Id             : 1 - M1
[05/20 13:48:12   1556s]       Thickness        : 0.1
[05/20 13:48:12   1556s]       Min Width        : 0.17
[05/20 13:48:12   1556s]       Layer Dielectric : 4.1
[05/20 13:48:12   1556s] * Layer Id             : 2 - M2
[05/20 13:48:12   1556s]       Thickness        : 0.35
[05/20 13:48:12   1556s]       Min Width        : 0.14
[05/20 13:48:12   1556s]       Layer Dielectric : 4.1
[05/20 13:48:12   1556s] * Layer Id             : 3 - M3
[05/20 13:48:12   1556s]       Thickness        : 0.35
[05/20 13:48:12   1556s]       Min Width        : 0.14
[05/20 13:48:12   1556s]       Layer Dielectric : 4.1
[05/20 13:48:12   1556s] * Layer Id             : 4 - M4
[05/20 13:48:12   1556s]       Thickness        : 0.8
[05/20 13:48:12   1556s]       Min Width        : 0.3
[05/20 13:48:12   1556s]       Layer Dielectric : 4.1
[05/20 13:48:12   1556s] * Layer Id             : 5 - M5
[05/20 13:48:12   1556s]       Thickness        : 0.8
[05/20 13:48:12   1556s]       Min Width        : 0.3
[05/20 13:48:12   1556s]       Layer Dielectric : 4.1
[05/20 13:48:12   1556s] * Layer Id             : 6 - M6
[05/20 13:48:12   1556s]       Thickness        : 1.2
[05/20 13:48:12   1556s]       Min Width        : 1.6
[05/20 13:48:12   1556s]       Layer Dielectric : 4.1
[05/20 13:48:12   1556s] * Layer Id             : 7 - M7
[05/20 13:48:12   1556s]       Thickness        : 2
[05/20 13:48:12   1556s]       Min Width        : 10
[05/20 13:48:12   1556s]       Layer Dielectric : 4.1
[05/20 13:48:12   1556s] extractDetailRC Option : -outfile /tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d -maxResLength 200  -basic
[05/20 13:48:12   1556s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/20 13:48:12   1556s] Capacitance Scaling Factor   : 1.00000
[05/20 13:48:12   1556s] Resistance Scaling Factor    : 1.00000
[05/20 13:48:12   1556s] Coupling Cap. Scaling Factor : 1.00000
[05/20 13:48:12   1556s] Clock Cap Scaling Factor    : 1.00000
[05/20 13:48:12   1556s] Clock Res. Scaling Factor    : 1.00000
[05/20 13:48:12   1556s] Clock coupling capacitance Scaling Factor    : 1.00000
[05/20 13:48:12   1556s] Shrink Factor                : 1.00000
[05/20 13:48:13   1556s] 
[05/20 13:48:13   1556s] Trim Metal Layers:
[05/20 13:48:13   1556s] LayerId::1 widthSet size::1
[05/20 13:48:13   1556s] LayerId::2 widthSet size::1
[05/20 13:48:13   1556s] LayerId::3 widthSet size::1
[05/20 13:48:13   1556s] LayerId::4 widthSet size::1
[05/20 13:48:13   1556s] LayerId::5 widthSet size::1
[05/20 13:48:13   1556s] LayerId::6 widthSet size::1
[05/20 13:48:13   1556s] LayerId::7 widthSet size::1
[05/20 13:48:13   1556s] eee: pegSigSF::1.070000
[05/20 13:48:13   1556s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 7494.8M)
[05/20 13:48:13   1556s] Creating parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for storing RC.
[05/20 13:48:13   1557s] Extracted 10.0007% (CPU Time= 0:00:00.8  MEM= 7530.8M)
[05/20 13:48:14   1557s] Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 7530.8M)
[05/20 13:48:14   1557s] Extracted 30.0005% (CPU Time= 0:00:01.2  MEM= 7530.8M)
[05/20 13:48:15   1559s] Extracted 40.0005% (CPU Time= 0:00:02.3  MEM= 7534.8M)
[05/20 13:48:15   1559s] Extracted 50.0008% (CPU Time= 0:00:02.4  MEM= 7534.8M)
[05/20 13:48:15   1559s] Extracted 60.0007% (CPU Time= 0:00:02.6  MEM= 7534.8M)
[05/20 13:48:15   1559s] Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 7534.8M)
[05/20 13:48:16   1559s] Extracted 80.0005% (CPU Time= 0:00:03.1  MEM= 7534.8M)
[05/20 13:48:17   1560s] Extracted 90.0005% (CPU Time= 0:00:04.2  MEM= 7534.8M)
[05/20 13:48:17   1561s] Extracted 100% (CPU Time= 0:00:04.6  MEM= 7534.8M)
[05/20 13:48:17   1561s] Number of Extracted Resistors     : 508631
[05/20 13:48:17   1561s] Number of Extracted Ground Cap.   : 528571
[05/20 13:48:17   1561s] Number of Extracted Coupling Cap. : 924888
[05/20 13:48:17   1561s] Opening parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for reading (mem: 7518.766M)
[05/20 13:48:17   1561s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/20 13:48:17   1561s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 7518.8M)
[05/20 13:48:17   1561s] Creating parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb_Filter.rcdb.d' for storing RC.
[05/20 13:48:18   1561s] Closing parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d': 26988 access done (mem: 7522.766M)
[05/20 13:48:18   1561s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=7522.766M)
[05/20 13:48:18   1561s] Opening parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for reading (mem: 7522.766M)
[05/20 13:48:18   1561s] processing rcdb (/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d) for hinst (top) of cell (snn_fixed_16_2_4_4_2);
[05/20 13:48:18   1562s] Closing parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d': 0 access done (mem: 7522.766M)
[05/20 13:48:18   1562s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=7522.766M)
[05/20 13:48:18   1562s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.1  Real Time: 0:00:06.0  MEM: 7522.766M)
[05/20 13:48:18   1562s] <CMD> rcOut -spef ../work/output/snn_fixed_16_2_4_4_2.spef
[05/20 13:48:18   1562s] Opening parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d' for reading (mem: 7489.031M)
[05/20 13:48:18   1562s] RC Out has the following PVT Info:
[05/20 13:48:18   1562s]    RC-typical 
[05/20 13:48:18   1562s] Dumping Spef file.....
[05/20 13:48:18   1562s] Printing D_NET...
[05/20 13:48:19   1565s] RC Out from RCDB Completed (CPU Time= 0:00:02.8  MEM= 7489.0M)
[05/20 13:48:19   1565s] Closing parasitic data file '/tmp/innovus_temp_783287_compute3.eng.umd.edu_yihuiw_bNqZ2f/snn_fixed_16_2_4_4_2_783287_jFriSt.rcdb.d': 26988 access done (mem: 7489.031M)
[05/20 13:48:19   1565s] <CMD> writeTimingCon -pt -filePrefix ../work/timing/snn_fixed_16_2_4_4_2_done
[05/20 13:48:19   1565s] **WARN: (IMPSYC-6105):	The option '-pt' is obsolete. The option will be ignored in this release but to avoid this warning, and to ensure compatibility with future releases, do not use this option.
[05/20 13:48:19   1565s] **WARN: (IMPSYC-6108):	The option '-filePrefix' is obsolete. This option still works in this release but to avoid this warning, and to ensure compatibility with future releases, do not use this option. Use the '<filename>' option instead.
[05/20 13:49:14   1569s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue May 20 13:49:14 2025
  Total CPU time:     0:26:39
  Total real time:    0:06:35
  Peak memory (main): 5246.93MB

[05/20 13:49:14   1569s] 
[05/20 13:49:14   1569s] *** Memory Usage v#1 (Current mem = 7649.031M, initial mem = 487.012M) ***
[05/20 13:49:14   1569s] 
[05/20 13:49:14   1569s] *** Summary of all messages that are not suppressed in this session:
[05/20 13:49:14   1569s] Severity  ID               Count  Summary                                  
[05/20 13:49:14   1569s] WARNING   IMPLF-200            2  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/20 13:49:14   1569s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/20 13:49:14   1569s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/20 13:49:14   1569s] WARNING   IMPEXT-6197          7  The Cap table file is not specified. Thi...
[05/20 13:49:14   1569s] ERROR     IMPEXT-2677          2  Multi-corner RC initialization is aborte...
[05/20 13:49:14   1569s] ERROR     IMPEXT-2715          2  Syntax Error in line %d                  
[05/20 13:49:14   1569s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[05/20 13:49:14   1569s] WARNING   IMPEXT-2882          6  Unable to find the resistance for via '%...
[05/20 13:49:14   1569s] WARNING   IMPEXT-2883      1749207  The resistance extracted for a wire belo...
[05/20 13:49:14   1569s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[05/20 13:49:14   1569s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[05/20 13:49:14   1569s] ERROR     IMPEXT-3548          2  Process information for layer '%s' is mi...
[05/20 13:49:14   1569s] ERROR     IMPSYT-6245          5  Error %s, while saving MS constraint fil...
[05/20 13:49:14   1569s] WARNING   IMPSYC-6108          1  The option '%s' is obsolete. This option...
[05/20 13:49:14   1569s] WARNING   IMPSYC-6105          1  The option '%s' is obsolete. The option ...
[05/20 13:49:14   1569s] WARNING   IMPVL-159           56  Pin '%s' of cell '%s' is defined in LEF ...
[05/20 13:49:14   1569s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/20 13:49:14   1569s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[05/20 13:49:14   1569s] WARNING   IMPVFG-198           1  Area to be verified is small to see any ...
[05/20 13:49:14   1569s] WARNING   IMPPP-610          422  The power planner failed to find a match...
[05/20 13:49:14   1569s] WARNING   IMPSR-379            1  Incomplete library data: missing VIAGEN ...
[05/20 13:49:14   1569s] WARNING   IMPSR-4053           1  Option %s is obsolete and has been repla...
[05/20 13:49:14   1569s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[05/20 13:49:14   1569s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[05/20 13:49:14   1569s] WARNING   IMPSP-5134           1  Setting %s to %0.3f (microns) as a multi...
[05/20 13:49:14   1569s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[05/20 13:49:14   1569s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[05/20 13:49:14   1569s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[05/20 13:49:14   1569s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/20 13:49:14   1569s] WARNING   IMPSP-9057           1  Fillers being added in a FIXED mode to t...
[05/20 13:49:14   1569s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[05/20 13:49:14   1569s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[05/20 13:49:14   1569s] ERROR     IMPOPT-7027          1  The analysis mode needs to be set to 'OC...
[05/20 13:49:14   1569s] ERROR     IMPOAX-820           1  The OpenAccess (OA) features are disable...
[05/20 13:49:14   1569s] ERROR     IMPOAX-850           1  %s command cannot be run as OpenAccess f...
[05/20 13:49:14   1569s] ERROR     IMPOAX-8033          1  OpenAccess features will be disabled in ...
[05/20 13:49:14   1569s] ERROR     IMPOAX-8053         12  Could not open shared library %s : %s.   
[05/20 13:49:14   1569s] WARNING   NRDB-629         77297  NanoRoute cannot route PIN %s of INST %s...
[05/20 13:49:14   1569s] WARNING   NRDB-733          1457  %s %s in %s %s does not have a physical ...
[05/20 13:49:14   1569s] WARNING   NRDB-776             1  No default up %s for %s %s in RULE %s.   
[05/20 13:49:14   1569s] WARNING   NRDB-777             1  No default down %s for %s %s in RULE %s....
[05/20 13:49:14   1569s] WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
[05/20 13:49:14   1569s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[05/20 13:49:14   1569s] WARNING   IMPTCM-70            1  Option "%s" for command %s is obsolete a...
[05/20 13:49:14   1569s] WARNING   IMPTCM-77            5  Option "%s" for command %s is obsolete a...
[05/20 13:49:14   1569s] WARNING   IMPTCM-59           21  Option "%s" for command %s is obsolete a...
[05/20 13:49:14   1569s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[05/20 13:49:14   1569s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/20 13:49:14   1569s] ERROR     TECHLIB-704          3  The voltage_map attribute with name '%s'...
[05/20 13:49:14   1569s] ERROR     TECHLIB-708         12  No pg_pin with name '%s' has been read i...
[05/20 13:49:14   1569s] ERROR     TECHLIB-1171        52  The attribute '%s' of group '%s' has one...
[05/20 13:49:14   1569s] WARNING   TECHLIB-1329        44  The attribute '%s' on the %s in cell '%s...
[05/20 13:49:14   1569s] *** Message Summary: 1828580 warning(s), 94 error(s)
[05/20 13:49:14   1569s] 
[05/20 13:49:14   1569s] --- Ending "Innovus" (totcpu=0:26:10, real=0:06:15, mem=7649.0M) ---
