`timescale 1ns / 1ps

module suma
    #(parameter WIDTH = 7)
    (input logic [WIDTH-1:0] a, b,
     output logic [WIDTH-1:0] out);


assign out = a + b;

endmodule