

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Wed Oct 28 18:30:50 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        Xilly_test
* Solution:       xillytest_sol
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.81|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: data [1/1] 4.38ns
:6  %data = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind


 <State 2>: 6.81ns
ST_2: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !12

ST_2: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !16

ST_2: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

ST_2: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_8 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_9 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: data_1 [1/1] 2.44ns
:7  %data_1 = add nsw i32 %data, 5

ST_2: stg_11 [1/1] 4.38ns
:8  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %data_1) nounwind

ST_2: stg_12 [1/1] 0.00ns
:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7091970; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7091bb0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data   (read         ) [ 001]
stg_4  (specbitsmap  ) [ 000]
stg_5  (specbitsmap  ) [ 000]
stg_6  (spectopmodule) [ 000]
stg_7  (specinterface) [ 000]
stg_8  (specinterface) [ 000]
stg_9  (specinterface) [ 000]
data_1 (add          ) [ 000]
stg_11 (write        ) [ 000]
stg_12 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="data_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="stg_11_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_11/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="data_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="1"/>
<pin id="42" dir="0" index="1" bw="4" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_1/2 "/>
</bind>
</comp>

<comp id="46" class="1005" name="data_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="1"/>
<pin id="48" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="37"><net_src comp="24" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="22" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="45"><net_src comp="40" pin="2"/><net_sink comp="32" pin=2"/></net>

<net id="49"><net_src comp="26" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="50"><net_src comp="46" pin="1"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 }
  - Chain level:
	State 1
	State 2
		stg_11 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |    data_1_fu_40    |    0    |    32   |
|----------|--------------------|---------|---------|
|   read   |   data_read_fu_26  |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  | stg_11_write_fu_32 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    32   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|data_reg_46|   32   |
+-----------+--------+
|   Total   |   32   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   32   |
+-----------+--------+--------+
