

================================================================
== Vivado HLS Report for 'myip_v1_0_HLS'
================================================================
* Date:           Tue Sep 13 00:38:28 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cg4002
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.327 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    42801|    47701| 0.428 ms | 0.477 ms |  42801|  47701|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- myip_v1_0_HLS_for1     |       36|       36|          1|          -|          -|    36|    no    |
        |- myip_v1_0_HLS_for2     |    16850|    19300| 337 ~ 386 |          -|          -|    50|    no    |
        | + myip_v1_0_HLS_for2.1  |      324|      324|          9|          -|          -|    36|    no    |
        |- myip_v1_0_HLS_for3     |    23150|    25600| 463 ~ 512 |          -|          -|    50|    no    |
        | + myip_v1_0_HLS_for3.1  |      450|      450|          9|          -|          -|    50|    no    |
        |- myip_v1_0_HLS_for4     |     2742|     2742|        457|          -|          -|     6|    no    |
        | + myip_v1_0_HLS_for4.1  |      450|      450|          9|          -|          -|    50|    no    |
        |- myip_v1_0_HLS_for5     |       18|       18|          3|          -|          -|     6|    no    |
        +-------------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 23 
4 --> 5 13 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 3 
23 --> 24 43 
24 --> 25 33 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 24 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 23 
43 --> 44 58 
44 --> 45 53 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 44 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 43 
58 --> 59 
59 --> 60 
60 --> 58 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %S_AXIS_V_data), !map !26"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %S_AXIS_V_last), !map !30"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %M_AXIS_V_data), !map !34"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %M_AXIS_V_last), !map !38"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myip_v1_0_HLS_str) nounwind"   --->   Operation 65 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%v = alloca [50 x float], align 16" [cg4002/myip_v1_0_HLS.cpp:36]   --->   Operation 66 'alloca' 'v' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%v2 = alloca [50 x float], align 16" [cg4002/myip_v1_0_HLS.cpp:37]   --->   Operation 67 'alloca' 'v2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%v3 = alloca [6 x float], align 16" [cg4002/myip_v1_0_HLS.cpp:38]   --->   Operation 68 'alloca' 'v3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input = alloca [36 x float], align 16" [cg4002/myip_v1_0_HLS.cpp:39]   --->   Operation 69 'alloca' 'input' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cg4002/myip_v1_0_HLS.cpp:31]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %S_AXIS_V_data, i1* %S_AXIS_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cg4002/myip_v1_0_HLS.cpp:32]   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %M_AXIS_V_data, i1* %M_AXIS_V_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [cg4002/myip_v1_0_HLS.cpp:33]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.75ns)   --->   "br label %1" [cg4002/myip_v1_0_HLS.cpp:46]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%word_cnt_0 = phi i6 [ 0, %0 ], [ %word_cnt, %2 ]"   --->   Operation 74 'phi' 'word_cnt_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.87ns)   --->   "%icmp_ln46 = icmp eq i6 %word_cnt_0, -28" [cg4002/myip_v1_0_HLS.cpp:46]   --->   Operation 75 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.88ns)   --->   "%word_cnt = add i6 %word_cnt_0, 1" [cg4002/myip_v1_0_HLS.cpp:46]   --->   Operation 77 'add' 'word_cnt' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %.preheader5.preheader, label %2" [cg4002/myip_v1_0_HLS.cpp:46]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str4) nounwind" [cg4002/myip_v1_0_HLS.cpp:46]   --->   Operation 79 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty_29 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %S_AXIS_V_data, i1* %S_AXIS_V_last)" [cg4002/myip_v1_0_HLS.cpp:47]   --->   Operation 80 'read' 'empty_29' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { float, i1 } %empty_29, 0" [cg4002/myip_v1_0_HLS.cpp:47]   --->   Operation 81 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %word_cnt_0 to i64" [cg4002/myip_v1_0_HLS.cpp:48]   --->   Operation 82 'zext' 'zext_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%input_addr = getelementptr inbounds [36 x float]* %input, i64 0, i64 %zext_ln48" [cg4002/myip_v1_0_HLS.cpp:48]   --->   Operation 83 'getelementptr' 'input_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.35ns)   --->   "store float %tmp_data_1, float* %input_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:48]   --->   Operation 84 'store' <Predicate = (!icmp_ln46)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br label %1" [cg4002/myip_v1_0_HLS.cpp:46]   --->   Operation 85 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.75ns)   --->   "br label %.preheader5" [cg4002/myip_v1_0_HLS.cpp:51]   --->   Operation 86 'br' <Predicate = (icmp_ln46)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%word_cnt_1 = phi i6 [ %word_cnt_5, %myip_v1_0_HLS_for2_end ], [ 0, %.preheader5.preheader ]"   --->   Operation 87 'phi' 'word_cnt_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.87ns)   --->   "%icmp_ln51 = icmp eq i6 %word_cnt_1, -14" [cg4002/myip_v1_0_HLS.cpp:51]   --->   Operation 88 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 89 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.88ns)   --->   "%word_cnt_5 = add i6 %word_cnt_1, 1" [cg4002/myip_v1_0_HLS.cpp:51]   --->   Operation 90 'add' 'word_cnt_5' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader4.preheader, label %myip_v1_0_HLS_for2_begin" [cg4002/myip_v1_0_HLS.cpp:51]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind" [cg4002/myip_v1_0_HLS.cpp:51]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str5)" [cg4002/myip_v1_0_HLS.cpp:51]   --->   Operation 93 'specregionbegin' 'tmp' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %word_cnt_1 to i64" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 94 'zext' 'zext_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i6 %word_cnt_1 to i11" [cg4002/myip_v1_0_HLS.cpp:53]   --->   Operation 95 'zext' 'zext_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.75ns)   --->   "br label %3" [cg4002/myip_v1_0_HLS.cpp:53]   --->   Operation 96 'br' <Predicate = (!icmp_ln51)> <Delay = 0.75>
ST_3 : Operation 97 [1/1] (0.75ns)   --->   "br label %.preheader4" [cg4002/myip_v1_0_HLS.cpp:62]   --->   Operation 97 'br' <Predicate = (icmp_ln51)> <Delay = 0.75>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ 0.000000e+00, %myip_v1_0_HLS_for2_begin ], [ %sum_1, %4 ]"   --->   Operation 98 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %myip_v1_0_HLS_for2_begin ], [ %i, %4 ]"   --->   Operation 99 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %myip_v1_0_HLS_for2_begin ], [ %add_ln54_1, %4 ]" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 100 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.87ns)   --->   "%icmp_ln53 = icmp eq i6 %i_0, -28" [cg4002/myip_v1_0_HLS.cpp:53]   --->   Operation 101 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 102 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.88ns)   --->   "%i = add i6 %i_0, 1" [cg4002/myip_v1_0_HLS.cpp:53]   --->   Operation 103 'add' 'i' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %myip_v1_0_HLS_for2_end, label %4" [cg4002/myip_v1_0_HLS.cpp:53]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i6 %i_0 to i64" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 105 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.94ns)   --->   "%add_ln54_1 = add i11 %phi_mul, 50" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 106 'add' 'add_ln54_1' <Predicate = (!icmp_ln53)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.94ns)   --->   "%add_ln54 = add i11 %zext_ln53, %phi_mul" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 107 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i11 %add_ln54 to i64" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 108 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr [1800 x float]* @weights1, i64 0, i64 %zext_ln54_2" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 109 'getelementptr' 'weights1_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (1.35ns)   --->   "%weights1_load = load float* %weights1_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 110 'load' 'weights1_load' <Predicate = (!icmp_ln53)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr inbounds [36 x float]* %input, i64 0, i64 %zext_ln54_1" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 111 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (1.35ns)   --->   "%input_load = load float* %input_addr_1, align 4" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 112 'load' 'input_load' <Predicate = (!icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%bias1_addr = getelementptr inbounds [50 x float]* @bias1, i64 0, i64 %zext_ln54" [cg4002/myip_v1_0_HLS.cpp:57]   --->   Operation 113 'getelementptr' 'bias1_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 114 [2/2] (1.35ns)   --->   "%bias1_load = load float* %bias1_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:57]   --->   Operation 114 'load' 'bias1_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 115 [1/2] (1.35ns)   --->   "%weights1_load = load float* %weights1_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 115 'load' 'weights1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 116 [1/2] (1.35ns)   --->   "%input_load = load float* %input_addr_1, align 4" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 116 'load' 'input_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 117 [3/3] (8.28ns)   --->   "%tmp_5 = fmul float %weights1_load, %input_load" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 117 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 118 [2/3] (8.28ns)   --->   "%tmp_5 = fmul float %weights1_load, %input_load" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 118 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.28>
ST_8 : Operation 119 [1/3] (8.28ns)   --->   "%tmp_5 = fmul float %weights1_load, %input_load" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 119 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 120 [4/4] (7.71ns)   --->   "%sum_1 = fadd float %sum_0, %tmp_5" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 120 'fadd' 'sum_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 121 [3/4] (7.71ns)   --->   "%sum_1 = fadd float %sum_0, %tmp_5" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 121 'fadd' 'sum_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 122 [2/4] (7.71ns)   --->   "%sum_1 = fadd float %sum_0, %tmp_5" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 122 'fadd' 'sum_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.71>
ST_12 : Operation 123 [1/4] (7.71ns)   --->   "%sum_1 = fadd float %sum_0, %tmp_5" [cg4002/myip_v1_0_HLS.cpp:54]   --->   Operation 123 'fadd' 'sum_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "br label %3" [cg4002/myip_v1_0_HLS.cpp:53]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 1.35>
ST_13 : Operation 125 [1/2] (1.35ns)   --->   "%bias1_load = load float* %bias1_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:57]   --->   Operation 125 'load' 'bias1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 14 <SV = 5> <Delay = 7.71>
ST_14 : Operation 126 [4/4] (7.71ns)   --->   "%sum = fadd float %sum_0, %bias1_load" [cg4002/myip_v1_0_HLS.cpp:57]   --->   Operation 126 'fadd' 'sum' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 7.71>
ST_15 : Operation 127 [3/4] (7.71ns)   --->   "%sum = fadd float %sum_0, %bias1_load" [cg4002/myip_v1_0_HLS.cpp:57]   --->   Operation 127 'fadd' 'sum' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 7.71>
ST_16 : Operation 128 [2/4] (7.71ns)   --->   "%sum = fadd float %sum_0, %bias1_load" [cg4002/myip_v1_0_HLS.cpp:57]   --->   Operation 128 'fadd' 'sum' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 7.71>
ST_17 : Operation 129 [1/4] (7.71ns)   --->   "%sum = fadd float %sum_0, %bias1_load" [cg4002/myip_v1_0_HLS.cpp:57]   --->   Operation 129 'fadd' 'sum' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 2.78>
ST_18 : Operation 130 [2/2] (2.78ns)   --->   "%x_assign = fpext float %sum to double" [cg4002/myip_v1_0_HLS.cpp:58]   --->   Operation 130 'fpext' 'x_assign' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 10> <Delay = 2.78>
ST_19 : Operation 131 [1/2] (2.78ns)   --->   "%x_assign = fpext float %sum to double" [cg4002/myip_v1_0_HLS.cpp:58]   --->   Operation 131 'fpext' 'x_assign' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 11> <Delay = 7.67>
ST_20 : Operation 132 [2/2] (7.67ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->cg4002/myip_v1_0_HLS.cpp:58]   --->   Operation 132 'call' 'tmp_i' <Predicate = true> <Delay = 7.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 12> <Delay = 5.86>
ST_21 : Operation 133 [1/2] (2.54ns)   --->   "%tmp_i = call fastcc double @"generic_tanh<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->cg4002/myip_v1_0_HLS.cpp:58]   --->   Operation 133 'call' 'tmp_i' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 134 [2/2] (3.32ns)   --->   "%tmp_4 = fptrunc double %tmp_i to float" [cg4002/myip_v1_0_HLS.cpp:58]   --->   Operation 134 'fptrunc' 'tmp_4' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 13> <Delay = 4.67>
ST_22 : Operation 135 [1/2] (3.32ns)   --->   "%tmp_4 = fptrunc double %tmp_i to float" [cg4002/myip_v1_0_HLS.cpp:58]   --->   Operation 135 'fptrunc' 'tmp_4' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%v_addr = getelementptr inbounds [50 x float]* %v, i64 0, i64 %zext_ln54" [cg4002/myip_v1_0_HLS.cpp:58]   --->   Operation 136 'getelementptr' 'v_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (1.35ns)   --->   "store float %tmp_4, float* %v_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:58]   --->   Operation 137 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str5, i32 %tmp)" [cg4002/myip_v1_0_HLS.cpp:59]   --->   Operation 138 'specregionend' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader5" [cg4002/myip_v1_0_HLS.cpp:51]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 3> <Delay = 0.88>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%word_cnt_2 = phi i6 [ %word_cnt_6, %myip_v1_0_HLS_for3_end ], [ 0, %.preheader4.preheader ]"   --->   Operation 140 'phi' 'word_cnt_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.87ns)   --->   "%icmp_ln62 = icmp eq i6 %word_cnt_2, -14" [cg4002/myip_v1_0_HLS.cpp:62]   --->   Operation 141 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 142 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.88ns)   --->   "%word_cnt_6 = add i6 %word_cnt_2, 1" [cg4002/myip_v1_0_HLS.cpp:62]   --->   Operation 143 'add' 'word_cnt_6' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.preheader3.preheader, label %myip_v1_0_HLS_for3_begin" [cg4002/myip_v1_0_HLS.cpp:62]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str6) nounwind" [cg4002/myip_v1_0_HLS.cpp:62]   --->   Operation 145 'specloopname' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str6)" [cg4002/myip_v1_0_HLS.cpp:62]   --->   Operation 146 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i6 %word_cnt_2 to i64" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 147 'zext' 'zext_ln65' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %word_cnt_2 to i12" [cg4002/myip_v1_0_HLS.cpp:64]   --->   Operation 148 'zext' 'zext_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.75ns)   --->   "br label %5" [cg4002/myip_v1_0_HLS.cpp:64]   --->   Operation 149 'br' <Predicate = (!icmp_ln62)> <Delay = 0.75>
ST_23 : Operation 150 [1/1] (0.75ns)   --->   "br label %.preheader3" [cg4002/myip_v1_0_HLS.cpp:72]   --->   Operation 150 'br' <Predicate = (icmp_ln62)> <Delay = 0.75>

State 24 <SV = 4> <Delay = 2.31>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%sum2_0 = phi float [ 0.000000e+00, %myip_v1_0_HLS_for3_begin ], [ %sum2_1, %6 ]"   --->   Operation 151 'phi' 'sum2_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%x_0 = phi i6 [ 0, %myip_v1_0_HLS_for3_begin ], [ %x, %6 ]"   --->   Operation 152 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i12 [ 0, %myip_v1_0_HLS_for3_begin ], [ %add_ln65_1, %6 ]" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 153 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.87ns)   --->   "%icmp_ln64 = icmp eq i6 %x_0, -14" [cg4002/myip_v1_0_HLS.cpp:64]   --->   Operation 154 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 155 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.88ns)   --->   "%x = add i6 %x_0, 1" [cg4002/myip_v1_0_HLS.cpp:64]   --->   Operation 156 'add' 'x' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %myip_v1_0_HLS_for3_end, label %6" [cg4002/myip_v1_0_HLS.cpp:64]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i6 %x_0 to i64" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 158 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.96ns)   --->   "%add_ln65_1 = add i12 %phi_mul2, 50" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 159 'add' 'add_ln65_1' <Predicate = (!icmp_ln64)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (0.96ns)   --->   "%add_ln65 = add i12 %zext_ln64, %phi_mul2" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 160 'add' 'add_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i12 %add_ln65 to i64" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 161 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr [2500 x float]* @weights2, i64 0, i64 %zext_ln65_2" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 162 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_24 : Operation 163 [2/2] (1.35ns)   --->   "%weights2_load = load float* %weights2_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 163 'load' 'weights2_load' <Predicate = (!icmp_ln64)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%v_addr_1 = getelementptr inbounds [50 x float]* %v, i64 0, i64 %zext_ln65_1" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 164 'getelementptr' 'v_addr_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_24 : Operation 165 [2/2] (1.35ns)   --->   "%v_load = load float* %v_addr_1, align 4" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 165 'load' 'v_load' <Predicate = (!icmp_ln64)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%bias2_addr = getelementptr inbounds [50 x float]* @bias2, i64 0, i64 %zext_ln65" [cg4002/myip_v1_0_HLS.cpp:67]   --->   Operation 166 'getelementptr' 'bias2_addr' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_24 : Operation 167 [2/2] (1.35ns)   --->   "%bias2_load = load float* %bias2_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:67]   --->   Operation 167 'load' 'bias2_load' <Predicate = (icmp_ln64)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 25 <SV = 5> <Delay = 1.35>
ST_25 : Operation 168 [1/2] (1.35ns)   --->   "%weights2_load = load float* %weights2_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 168 'load' 'weights2_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_25 : Operation 169 [1/2] (1.35ns)   --->   "%v_load = load float* %v_addr_1, align 4" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 169 'load' 'v_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 26 <SV = 6> <Delay = 8.28>
ST_26 : Operation 170 [3/3] (8.28ns)   --->   "%tmp_1 = fmul float %weights2_load, %v_load" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 170 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 7> <Delay = 8.28>
ST_27 : Operation 171 [2/3] (8.28ns)   --->   "%tmp_1 = fmul float %weights2_load, %v_load" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 171 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 8> <Delay = 8.28>
ST_28 : Operation 172 [1/3] (8.28ns)   --->   "%tmp_1 = fmul float %weights2_load, %v_load" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 172 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 9> <Delay = 7.71>
ST_29 : Operation 173 [4/4] (7.71ns)   --->   "%sum2_1 = fadd float %sum2_0, %tmp_1" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 173 'fadd' 'sum2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 10> <Delay = 7.71>
ST_30 : Operation 174 [3/4] (7.71ns)   --->   "%sum2_1 = fadd float %sum2_0, %tmp_1" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 174 'fadd' 'sum2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 7.71>
ST_31 : Operation 175 [2/4] (7.71ns)   --->   "%sum2_1 = fadd float %sum2_0, %tmp_1" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 175 'fadd' 'sum2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 7.71>
ST_32 : Operation 176 [1/4] (7.71ns)   --->   "%sum2_1 = fadd float %sum2_0, %tmp_1" [cg4002/myip_v1_0_HLS.cpp:65]   --->   Operation 176 'fadd' 'sum2_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 177 [1/1] (0.00ns)   --->   "br label %5" [cg4002/myip_v1_0_HLS.cpp:64]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 5> <Delay = 1.35>
ST_33 : Operation 178 [1/2] (1.35ns)   --->   "%bias2_load = load float* %bias2_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:67]   --->   Operation 178 'load' 'bias2_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 34 <SV = 6> <Delay = 7.71>
ST_34 : Operation 179 [4/4] (7.71ns)   --->   "%sum2 = fadd float %sum2_0, %bias2_load" [cg4002/myip_v1_0_HLS.cpp:67]   --->   Operation 179 'fadd' 'sum2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 7> <Delay = 7.71>
ST_35 : Operation 180 [3/4] (7.71ns)   --->   "%sum2 = fadd float %sum2_0, %bias2_load" [cg4002/myip_v1_0_HLS.cpp:67]   --->   Operation 180 'fadd' 'sum2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 8> <Delay = 7.71>
ST_36 : Operation 181 [2/4] (7.71ns)   --->   "%sum2 = fadd float %sum2_0, %bias2_load" [cg4002/myip_v1_0_HLS.cpp:67]   --->   Operation 181 'fadd' 'sum2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 9> <Delay = 7.71>
ST_37 : Operation 182 [1/4] (7.71ns)   --->   "%sum2 = fadd float %sum2_0, %bias2_load" [cg4002/myip_v1_0_HLS.cpp:67]   --->   Operation 182 'fadd' 'sum2' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 10> <Delay = 2.78>
ST_38 : Operation 183 [2/2] (2.78ns)   --->   "%x_assign_1 = fpext float %sum2 to double" [cg4002/myip_v1_0_HLS.cpp:68]   --->   Operation 183 'fpext' 'x_assign_1' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 11> <Delay = 2.78>
ST_39 : Operation 184 [1/2] (2.78ns)   --->   "%x_assign_1 = fpext float %sum2 to double" [cg4002/myip_v1_0_HLS.cpp:68]   --->   Operation 184 'fpext' 'x_assign_1' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 12> <Delay = 7.67>
ST_40 : Operation 185 [2/2] (7.67ns)   --->   "%tmp_i1 = call fastcc double @"generic_tanh<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->cg4002/myip_v1_0_HLS.cpp:68]   --->   Operation 185 'call' 'tmp_i1' <Predicate = true> <Delay = 7.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 13> <Delay = 5.86>
ST_41 : Operation 186 [1/2] (2.54ns)   --->   "%tmp_i1 = call fastcc double @"generic_tanh<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->cg4002/myip_v1_0_HLS.cpp:68]   --->   Operation 186 'call' 'tmp_i1' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 187 [2/2] (3.32ns)   --->   "%tmp_s = fptrunc double %tmp_i1 to float" [cg4002/myip_v1_0_HLS.cpp:68]   --->   Operation 187 'fptrunc' 'tmp_s' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 14> <Delay = 4.67>
ST_42 : Operation 188 [1/2] (3.32ns)   --->   "%tmp_s = fptrunc double %tmp_i1 to float" [cg4002/myip_v1_0_HLS.cpp:68]   --->   Operation 188 'fptrunc' 'tmp_s' <Predicate = true> <Delay = 3.32> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 189 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr inbounds [50 x float]* %v2, i64 0, i64 %zext_ln65" [cg4002/myip_v1_0_HLS.cpp:68]   --->   Operation 189 'getelementptr' 'v2_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 190 [1/1] (1.35ns)   --->   "store float %tmp_s, float* %v2_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:68]   --->   Operation 190 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_42 : Operation 191 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str6, i32 %tmp_7)" [cg4002/myip_v1_0_HLS.cpp:69]   --->   Operation 191 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader4" [cg4002/myip_v1_0_HLS.cpp:62]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 4> <Delay = 0.75>
ST_43 : Operation 193 [1/1] (0.00ns)   --->   "%word_cnt_3 = phi i3 [ %word_cnt_8, %myip_v1_0_HLS_for4_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 193 'phi' 'word_cnt_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 194 [1/1] (0.69ns)   --->   "%icmp_ln72 = icmp eq i3 %word_cnt_3, -2" [cg4002/myip_v1_0_HLS.cpp:72]   --->   Operation 194 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 195 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 195 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 196 [1/1] (0.74ns)   --->   "%word_cnt_8 = add i3 %word_cnt_3, 1" [cg4002/myip_v1_0_HLS.cpp:72]   --->   Operation 196 'add' 'word_cnt_8' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %.preheader.preheader, label %myip_v1_0_HLS_for4_begin" [cg4002/myip_v1_0_HLS.cpp:72]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str7) nounwind" [cg4002/myip_v1_0_HLS.cpp:72]   --->   Operation 198 'specloopname' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_43 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str7)" [cg4002/myip_v1_0_HLS.cpp:72]   --->   Operation 199 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_43 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %word_cnt_3 to i64" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 200 'zext' 'zext_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_43 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i3 %word_cnt_3 to i10" [cg4002/myip_v1_0_HLS.cpp:74]   --->   Operation 201 'zext' 'zext_ln74' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_43 : Operation 202 [1/1] (0.75ns)   --->   "br label %7" [cg4002/myip_v1_0_HLS.cpp:74]   --->   Operation 202 'br' <Predicate = (!icmp_ln72)> <Delay = 0.75>
ST_43 : Operation 203 [1/1] (0.75ns)   --->   "br label %.preheader" [cg4002/myip_v1_0_HLS.cpp:81]   --->   Operation 203 'br' <Predicate = (icmp_ln72)> <Delay = 0.75>

State 44 <SV = 5> <Delay = 2.47>
ST_44 : Operation 204 [1/1] (0.00ns)   --->   "%sum3_0 = phi float [ 0.000000e+00, %myip_v1_0_HLS_for4_begin ], [ %sum3_1, %8 ]"   --->   Operation 204 'phi' 'sum3_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 205 [1/1] (0.00ns)   --->   "%x1_0 = phi i6 [ 0, %myip_v1_0_HLS_for4_begin ], [ %x_1, %8 ]"   --->   Operation 205 'phi' 'x1_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 206 [1/1] (0.87ns)   --->   "%icmp_ln74 = icmp eq i6 %x1_0, -14" [cg4002/myip_v1_0_HLS.cpp:74]   --->   Operation 206 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 207 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 207 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 208 [1/1] (0.88ns)   --->   "%x_1 = add i6 %x1_0, 1" [cg4002/myip_v1_0_HLS.cpp:74]   --->   Operation 208 'add' 'x_1' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %myip_v1_0_HLS_for4_end, label %8" [cg4002/myip_v1_0_HLS.cpp:74]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i6 %x1_0 to i64" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 210 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_44 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %x1_0, i3 0)" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 211 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_44 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i9 %tmp_3 to i10" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 212 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_44 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %x1_0, i1 false)" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 213 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_44 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i7 %tmp_8 to i10" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 214 'zext' 'zext_ln75_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_44 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75 = sub i10 %zext_ln75_2, %zext_ln75_3" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 215 'sub' 'sub_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 216 [1/1] (1.12ns) (root node of TernaryAdder)   --->   "%add_ln75 = add i10 %sub_ln75, %zext_ln74" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 216 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 1.12> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i10 %add_ln75 to i64" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 217 'sext' 'sext_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_44 : Operation 218 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr [300 x float]* @weights3, i64 0, i64 %sext_ln75" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 218 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_44 : Operation 219 [2/2] (1.35ns)   --->   "%weights3_load = load float* %weights3_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 219 'load' 'weights3_load' <Predicate = (!icmp_ln74)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_44 : Operation 220 [1/1] (0.00ns)   --->   "%v2_addr_1 = getelementptr inbounds [50 x float]* %v2, i64 0, i64 %zext_ln75_1" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 220 'getelementptr' 'v2_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_44 : Operation 221 [2/2] (1.35ns)   --->   "%v2_load = load float* %v2_addr_1, align 4" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 221 'load' 'v2_load' <Predicate = (!icmp_ln74)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_44 : Operation 222 [1/1] (0.00ns)   --->   "%bias3_addr = getelementptr inbounds [6 x float]* @bias3, i64 0, i64 %zext_ln75" [cg4002/myip_v1_0_HLS.cpp:77]   --->   Operation 222 'getelementptr' 'bias3_addr' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_44 : Operation 223 [2/2] (1.35ns)   --->   "%bias3_load = load float* %bias3_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:77]   --->   Operation 223 'load' 'bias3_load' <Predicate = (icmp_ln74)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 45 <SV = 6> <Delay = 1.35>
ST_45 : Operation 224 [1/2] (1.35ns)   --->   "%weights3_load = load float* %weights3_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 224 'load' 'weights3_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_45 : Operation 225 [1/2] (1.35ns)   --->   "%v2_load = load float* %v2_addr_1, align 4" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 225 'load' 'v2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 46 <SV = 7> <Delay = 8.28>
ST_46 : Operation 226 [3/3] (8.28ns)   --->   "%tmp_6 = fmul float %weights3_load, %v2_load" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 226 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 8> <Delay = 8.28>
ST_47 : Operation 227 [2/3] (8.28ns)   --->   "%tmp_6 = fmul float %weights3_load, %v2_load" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 227 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 9> <Delay = 8.28>
ST_48 : Operation 228 [1/3] (8.28ns)   --->   "%tmp_6 = fmul float %weights3_load, %v2_load" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 228 'fmul' 'tmp_6' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 10> <Delay = 7.71>
ST_49 : Operation 229 [4/4] (7.71ns)   --->   "%sum3_1 = fadd float %sum3_0, %tmp_6" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 229 'fadd' 'sum3_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 11> <Delay = 7.71>
ST_50 : Operation 230 [3/4] (7.71ns)   --->   "%sum3_1 = fadd float %sum3_0, %tmp_6" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 230 'fadd' 'sum3_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 12> <Delay = 7.71>
ST_51 : Operation 231 [2/4] (7.71ns)   --->   "%sum3_1 = fadd float %sum3_0, %tmp_6" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 231 'fadd' 'sum3_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 13> <Delay = 7.71>
ST_52 : Operation 232 [1/4] (7.71ns)   --->   "%sum3_1 = fadd float %sum3_0, %tmp_6" [cg4002/myip_v1_0_HLS.cpp:75]   --->   Operation 232 'fadd' 'sum3_1' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 233 [1/1] (0.00ns)   --->   "br label %7" [cg4002/myip_v1_0_HLS.cpp:74]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 6> <Delay = 1.35>
ST_53 : Operation 234 [1/2] (1.35ns)   --->   "%bias3_load = load float* %bias3_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:77]   --->   Operation 234 'load' 'bias3_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 54 <SV = 7> <Delay = 7.71>
ST_54 : Operation 235 [4/4] (7.71ns)   --->   "%sum3 = fadd float %sum3_0, %bias3_load" [cg4002/myip_v1_0_HLS.cpp:77]   --->   Operation 235 'fadd' 'sum3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 8> <Delay = 7.71>
ST_55 : Operation 236 [3/4] (7.71ns)   --->   "%sum3 = fadd float %sum3_0, %bias3_load" [cg4002/myip_v1_0_HLS.cpp:77]   --->   Operation 236 'fadd' 'sum3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 9> <Delay = 7.71>
ST_56 : Operation 237 [2/4] (7.71ns)   --->   "%sum3 = fadd float %sum3_0, %bias3_load" [cg4002/myip_v1_0_HLS.cpp:77]   --->   Operation 237 'fadd' 'sum3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 10> <Delay = 8.50>
ST_57 : Operation 238 [1/4] (7.71ns)   --->   "%sum3 = fadd float %sum3_0, %bias3_load" [cg4002/myip_v1_0_HLS.cpp:77]   --->   Operation 238 'fadd' 'sum3' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 239 [1/1] (0.00ns)   --->   "%v3_addr_1 = getelementptr inbounds [6 x float]* %v3, i64 0, i64 %zext_ln75" [cg4002/myip_v1_0_HLS.cpp:78]   --->   Operation 239 'getelementptr' 'v3_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 240 [1/1] (0.79ns)   --->   "store float %sum3, float* %v3_addr_1, align 4" [cg4002/myip_v1_0_HLS.cpp:78]   --->   Operation 240 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_57 : Operation 241 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str7, i32 %tmp_2)" [cg4002/myip_v1_0_HLS.cpp:79]   --->   Operation 241 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 242 [1/1] (0.00ns)   --->   "br label %.preheader3" [cg4002/myip_v1_0_HLS.cpp:72]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 5> <Delay = 0.79>
ST_58 : Operation 243 [1/1] (0.00ns)   --->   "%word_cnt_4 = phi i3 [ %word_cnt_7, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 243 'phi' 'word_cnt_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 244 [1/1] (0.69ns)   --->   "%icmp_ln81 = icmp eq i3 %word_cnt_4, -2" [cg4002/myip_v1_0_HLS.cpp:81]   --->   Operation 244 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 245 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 245 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 246 [1/1] (0.74ns)   --->   "%word_cnt_7 = add i3 %word_cnt_4, 1" [cg4002/myip_v1_0_HLS.cpp:81]   --->   Operation 246 'add' 'word_cnt_7' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %10, label %9" [cg4002/myip_v1_0_HLS.cpp:81]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i3 %word_cnt_4 to i64" [cg4002/myip_v1_0_HLS.cpp:83]   --->   Operation 248 'zext' 'zext_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_58 : Operation 249 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr inbounds [6 x float]* %v3, i64 0, i64 %zext_ln83" [cg4002/myip_v1_0_HLS.cpp:83]   --->   Operation 249 'getelementptr' 'v3_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_58 : Operation 250 [2/2] (0.79ns)   --->   "%write_output_data = load float* %v3_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:83]   --->   Operation 250 'load' 'write_output_data' <Predicate = (!icmp_ln81)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_58 : Operation 251 [1/1] (0.69ns)   --->   "%tmp_last = icmp eq i3 %word_cnt_4, -3" [cg4002/myip_v1_0_HLS.cpp:86]   --->   Operation 251 'icmp' 'tmp_last' <Predicate = (!icmp_ln81)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 252 [1/1] (0.00ns)   --->   "ret void" [cg4002/myip_v1_0_HLS.cpp:95]   --->   Operation 252 'ret' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 59 <SV = 6> <Delay = 0.79>
ST_59 : Operation 253 [1/2] (0.79ns)   --->   "%write_output_data = load float* %v3_addr, align 4" [cg4002/myip_v1_0_HLS.cpp:83]   --->   Operation 253 'load' 'write_output_data' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_59 : Operation 254 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %M_AXIS_V_data, i1* %M_AXIS_V_last, float %write_output_data, i1 %tmp_last)" [cg4002/myip_v1_0_HLS.cpp:92]   --->   Operation 254 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 60 <SV = 7> <Delay = 0.00>
ST_60 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str8) nounwind" [cg4002/myip_v1_0_HLS.cpp:81]   --->   Operation 255 'specloopname' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 256 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %M_AXIS_V_data, i1* %M_AXIS_V_last, float %write_output_data, i1 %tmp_last)" [cg4002/myip_v1_0_HLS.cpp:92]   --->   Operation 256 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_60 : Operation 257 [1/1] (0.00ns)   --->   "br label %.preheader" [cg4002/myip_v1_0_HLS.cpp:81]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('word_cnt') with incoming values : ('word_cnt', cg4002/myip_v1_0_HLS.cpp:46) [37]  (0.755 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('word_cnt') with incoming values : ('word_cnt', cg4002/myip_v1_0_HLS.cpp:46) [37]  (0 ns)
	'getelementptr' operation ('input_addr', cg4002/myip_v1_0_HLS.cpp:48) [47]  (0 ns)
	'store' operation ('store_ln48', cg4002/myip_v1_0_HLS.cpp:48) of variable 'tmp.data', cg4002/myip_v1_0_HLS.cpp:47 on array 'input', cg4002/myip_v1_0_HLS.cpp:39 [48]  (1.35 ns)

 <State 3>: 0.887ns
The critical path consists of the following:
	'phi' operation ('word_cnt') with incoming values : ('word_cnt', cg4002/myip_v1_0_HLS.cpp:51) [53]  (0 ns)
	'add' operation ('word_cnt', cg4002/myip_v1_0_HLS.cpp:51) [56]  (0.887 ns)

 <State 4>: 2.3ns
The critical path consists of the following:
	'phi' operation ('phi_mul', cg4002/myip_v1_0_HLS.cpp:54) with incoming values : ('add_ln54_1', cg4002/myip_v1_0_HLS.cpp:54) [67]  (0 ns)
	'add' operation ('add_ln54', cg4002/myip_v1_0_HLS.cpp:54) [75]  (0.948 ns)
	'getelementptr' operation ('weights1_addr', cg4002/myip_v1_0_HLS.cpp:54) [77]  (0 ns)
	'load' operation ('weights1_load', cg4002/myip_v1_0_HLS.cpp:54) on array 'weights1' [78]  (1.35 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'load' operation ('weights1_load', cg4002/myip_v1_0_HLS.cpp:54) on array 'weights1' [78]  (1.35 ns)

 <State 6>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', cg4002/myip_v1_0_HLS.cpp:54) [81]  (8.29 ns)

 <State 7>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', cg4002/myip_v1_0_HLS.cpp:54) [81]  (8.29 ns)

 <State 8>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', cg4002/myip_v1_0_HLS.cpp:54) [81]  (8.29 ns)

 <State 9>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:54) [82]  (7.72 ns)

 <State 10>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:54) [82]  (7.72 ns)

 <State 11>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:54) [82]  (7.72 ns)

 <State 12>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:54) [82]  (7.72 ns)

 <State 13>: 1.35ns
The critical path consists of the following:
	'load' operation ('bias1_load', cg4002/myip_v1_0_HLS.cpp:57) on array 'bias1' [86]  (1.35 ns)

 <State 14>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:57) [87]  (7.72 ns)

 <State 15>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:57) [87]  (7.72 ns)

 <State 16>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:57) [87]  (7.72 ns)

 <State 17>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:57) [87]  (7.72 ns)

 <State 18>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('x', cg4002/myip_v1_0_HLS.cpp:58) [88]  (2.79 ns)

 <State 19>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('x', cg4002/myip_v1_0_HLS.cpp:58) [88]  (2.79 ns)

 <State 20>: 7.67ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->cg4002/myip_v1_0_HLS.cpp:58) to 'generic_tanh<double>' [89]  (7.67 ns)

 <State 21>: 5.87ns
The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->cg4002/myip_v1_0_HLS.cpp:58) to 'generic_tanh<double>' [89]  (2.54 ns)
	'fptrunc' operation ('tmp_4', cg4002/myip_v1_0_HLS.cpp:58) [90]  (3.32 ns)

 <State 22>: 4.67ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_4', cg4002/myip_v1_0_HLS.cpp:58) [90]  (3.32 ns)
	'store' operation ('store_ln58', cg4002/myip_v1_0_HLS.cpp:58) of variable 'tmp_4', cg4002/myip_v1_0_HLS.cpp:58 on array 'v', cg4002/myip_v1_0_HLS.cpp:36 [92]  (1.35 ns)

 <State 23>: 0.887ns
The critical path consists of the following:
	'phi' operation ('word_cnt') with incoming values : ('word_cnt', cg4002/myip_v1_0_HLS.cpp:62) [98]  (0 ns)
	'add' operation ('word_cnt', cg4002/myip_v1_0_HLS.cpp:62) [101]  (0.887 ns)

 <State 24>: 2.31ns
The critical path consists of the following:
	'phi' operation ('phi_mul2', cg4002/myip_v1_0_HLS.cpp:65) with incoming values : ('add_ln65_1', cg4002/myip_v1_0_HLS.cpp:65) [112]  (0 ns)
	'add' operation ('add_ln65', cg4002/myip_v1_0_HLS.cpp:65) [120]  (0.962 ns)
	'getelementptr' operation ('weights2_addr', cg4002/myip_v1_0_HLS.cpp:65) [122]  (0 ns)
	'load' operation ('weights2_load', cg4002/myip_v1_0_HLS.cpp:65) on array 'weights2' [123]  (1.35 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'load' operation ('weights2_load', cg4002/myip_v1_0_HLS.cpp:65) on array 'weights2' [123]  (1.35 ns)

 <State 26>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', cg4002/myip_v1_0_HLS.cpp:65) [126]  (8.29 ns)

 <State 27>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', cg4002/myip_v1_0_HLS.cpp:65) [126]  (8.29 ns)

 <State 28>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', cg4002/myip_v1_0_HLS.cpp:65) [126]  (8.29 ns)

 <State 29>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum2', cg4002/myip_v1_0_HLS.cpp:65) [127]  (7.72 ns)

 <State 30>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum2', cg4002/myip_v1_0_HLS.cpp:65) [127]  (7.72 ns)

 <State 31>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum2', cg4002/myip_v1_0_HLS.cpp:65) [127]  (7.72 ns)

 <State 32>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum2', cg4002/myip_v1_0_HLS.cpp:65) [127]  (7.72 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'load' operation ('bias2_load', cg4002/myip_v1_0_HLS.cpp:67) on array 'bias2' [131]  (1.35 ns)

 <State 34>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum2', cg4002/myip_v1_0_HLS.cpp:67) [132]  (7.72 ns)

 <State 35>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum2', cg4002/myip_v1_0_HLS.cpp:67) [132]  (7.72 ns)

 <State 36>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum2', cg4002/myip_v1_0_HLS.cpp:67) [132]  (7.72 ns)

 <State 37>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum2', cg4002/myip_v1_0_HLS.cpp:67) [132]  (7.72 ns)

 <State 38>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('x', cg4002/myip_v1_0_HLS.cpp:68) [133]  (2.79 ns)

 <State 39>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('x', cg4002/myip_v1_0_HLS.cpp:68) [133]  (2.79 ns)

 <State 40>: 7.67ns
The critical path consists of the following:
	'call' operation ('tmp_i1', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->cg4002/myip_v1_0_HLS.cpp:68) to 'generic_tanh<double>' [134]  (7.67 ns)

 <State 41>: 5.87ns
The critical path consists of the following:
	'call' operation ('tmp_i1', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->cg4002/myip_v1_0_HLS.cpp:68) to 'generic_tanh<double>' [134]  (2.54 ns)
	'fptrunc' operation ('tmp_s', cg4002/myip_v1_0_HLS.cpp:68) [135]  (3.32 ns)

 <State 42>: 4.67ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_s', cg4002/myip_v1_0_HLS.cpp:68) [135]  (3.32 ns)
	'store' operation ('store_ln68', cg4002/myip_v1_0_HLS.cpp:68) of variable 'tmp_s', cg4002/myip_v1_0_HLS.cpp:68 on array 'v2', cg4002/myip_v1_0_HLS.cpp:37 [137]  (1.35 ns)

 <State 43>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum3') with incoming values : ('sum3', cg4002/myip_v1_0_HLS.cpp:75) [155]  (0.755 ns)

 <State 44>: 2.48ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', cg4002/myip_v1_0_HLS.cpp:74) [156]  (0 ns)
	'sub' operation ('sub_ln75', cg4002/myip_v1_0_HLS.cpp:75) [167]  (0 ns)
	'add' operation ('add_ln75', cg4002/myip_v1_0_HLS.cpp:75) [168]  (1.12 ns)
	'getelementptr' operation ('weights3_addr', cg4002/myip_v1_0_HLS.cpp:75) [170]  (0 ns)
	'load' operation ('weights3_load', cg4002/myip_v1_0_HLS.cpp:75) on array 'weights3' [171]  (1.35 ns)

 <State 45>: 1.35ns
The critical path consists of the following:
	'load' operation ('weights3_load', cg4002/myip_v1_0_HLS.cpp:75) on array 'weights3' [171]  (1.35 ns)

 <State 46>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', cg4002/myip_v1_0_HLS.cpp:75) [174]  (8.29 ns)

 <State 47>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', cg4002/myip_v1_0_HLS.cpp:75) [174]  (8.29 ns)

 <State 48>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', cg4002/myip_v1_0_HLS.cpp:75) [174]  (8.29 ns)

 <State 49>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum3', cg4002/myip_v1_0_HLS.cpp:75) [175]  (7.72 ns)

 <State 50>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum3', cg4002/myip_v1_0_HLS.cpp:75) [175]  (7.72 ns)

 <State 51>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum3', cg4002/myip_v1_0_HLS.cpp:75) [175]  (7.72 ns)

 <State 52>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum3', cg4002/myip_v1_0_HLS.cpp:75) [175]  (7.72 ns)

 <State 53>: 1.35ns
The critical path consists of the following:
	'load' operation ('bias3_load', cg4002/myip_v1_0_HLS.cpp:77) on array 'bias3' [179]  (1.35 ns)

 <State 54>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum3', cg4002/myip_v1_0_HLS.cpp:77) [180]  (7.72 ns)

 <State 55>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum3', cg4002/myip_v1_0_HLS.cpp:77) [180]  (7.72 ns)

 <State 56>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('sum3', cg4002/myip_v1_0_HLS.cpp:77) [180]  (7.72 ns)

 <State 57>: 8.51ns
The critical path consists of the following:
	'fadd' operation ('sum3', cg4002/myip_v1_0_HLS.cpp:77) [180]  (7.72 ns)
	'store' operation ('store_ln78', cg4002/myip_v1_0_HLS.cpp:78) of variable 'sum3', cg4002/myip_v1_0_HLS.cpp:77 on array 'v3', cg4002/myip_v1_0_HLS.cpp:38 [182]  (0.79 ns)

 <State 58>: 0.79ns
The critical path consists of the following:
	'phi' operation ('word_cnt') with incoming values : ('word_cnt', cg4002/myip_v1_0_HLS.cpp:81) [188]  (0 ns)
	'getelementptr' operation ('v3_addr', cg4002/myip_v1_0_HLS.cpp:83) [196]  (0 ns)
	'load' operation ('write_output.data', cg4002/myip_v1_0_HLS.cpp:83) on array 'v3', cg4002/myip_v1_0_HLS.cpp:38 [197]  (0.79 ns)

 <State 59>: 0.79ns
The critical path consists of the following:
	'load' operation ('write_output.data', cg4002/myip_v1_0_HLS.cpp:83) on array 'v3', cg4002/myip_v1_0_HLS.cpp:38 [197]  (0.79 ns)

 <State 60>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
