5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd inc1.vcd -o inc1.cdd -v inc1.v
3 0 $root $root NA 0 0
3 0 main main inc1.v 1 18
2 1 6 50008 1 0 20004 0 0 1 1 0
2 2 6 10001 0 1 400 0 0 a
2 3 6 10008 1 37 1006 1 2
2 4 7 10001 0 1 400 0 0 a
2 5 7 10003 1 51 2 0 4
2 6 8 10001 0 1 400 0 0 a
2 7 8 10003 1 51 2 0 6
1 a 0 3 30004 1 16 1102
4 7 0 0
4 5 7 7
4 3 5 5
