#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jan 11 13:43:33 2023
# Process ID: 2248
# Current directory: C:/Users/stefa_fil71sc/Desktop/Esercizio6_1_SistemadiTesting
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14584 C:\Users\stefa_fil71sc\Desktop\Esercizio6_1_SistemadiTesting\Esercizio6_1_SistemadiTesting.xpr
# Log file: C:/Users/stefa_fil71sc/Desktop/Esercizio6_1_SistemadiTesting/vivado.log
# Journal file: C:/Users/stefa_fil71sc/Desktop/Esercizio6_1_SistemadiTesting\vivado.jou
# Running On: LAPTOP-UF85CVI8, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 16843 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/stefa_fil71sc/Desktop/Esercizio6_1_SistemadiTesting/Esercizio6_1_SistemadiTesting.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
launch_simulation
source TB_SistemaTesting.tcl
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_Shift_register [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source TB_Shift_register.tcl
relaunch_sim
close_sim
launch_simulation
source TB_Shift_register.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_SistemaTesting [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source TB_SistemaTesting.tcl
relaunch_sim
restart
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source TB_SistemaTesting.tcl
relaunch_sim
close_sim
launch_simulation
source TB_SistemaTesting.tcl
relaunch_sim
close_sim
launch_simulation
source TB_SistemaTesting.tcl
relaunch_sim
relaunch_sim
relaunch_sim
restart
relaunch_sim
save_wave_config {C:/Users/stefa_fil71sc/Desktop/Esercizio6_1_SistemadiTesting/TB_SistemaTesting_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/stefa_fil71sc/Desktop/Esercizio6_1_SistemadiTesting/TB_SistemaTesting_behav.wcfg
set_property xsim.view C:/Users/stefa_fil71sc/Desktop/Esercizio6_1_SistemadiTesting/TB_SistemaTesting_behav.wcfg [get_filesets sim_1]
relaunch_sim
relaunch_sim
add_files -fileset constrs_1 -norecurse {{C:/Users/stefa_fil71sc/OneDrive - Università di Napoli Federico II/Desktop/Uni/Magistrale/Primo Anno/Primo Semestre/Architettura_dei_sistemi_digitali/digilent-xdc-master/Nexys-A7-100T-Master.xdc}}
import_files -fileset constrs_1 {{C:/Users/stefa_fil71sc/OneDrive - Università di Napoli Federico II/Desktop/Uni/Magistrale/Primo Anno/Primo Semestre/Architettura_dei_sistemi_digitali/digilent-xdc-master/Nexys-A7-100T-Master.xdc}}
save_project_as Esercizio_6_2_SistemaTestingOnBoard C:/Users/stefa_fil71sc/Desktop/Esercizio_6_2_SistemaTestingOnBoard -force
close_sim
