//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 3:56 AM
//
//
module testbench;
	reg [0:10] indata_array;
	reg bench_reset;
	wire bench_clk;
	wire bench_reset_n;
	wire bench_in_ready;
	wire bench_in_valid;
	wire [7:0]bench_in_data;
	wire bench_out_ready;
	wire bench_out_valid;
	wire [7:0]bench_out_data;



	assign bench_clk = indata_array[0:0];
	assign bench_reset_n = indata_array[1:1];
	assign bench_in_valid = indata_array[2:2];
	assign bench_in_data = indata_array[3:10];
	assign bench_out_ready = indata_array[11:11];

	initial
	begin
    $dumpfile("53.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	altera_avalon_st_idle_remover inst(
        .clk(bench_clk), 
        .reset_n(bench_reset_n), 
        .in_ready(bench_in_ready), 
        .in_valid(bench_in_valid), 
        .in_data(bench_in_data), 
        .out_ready(bench_out_ready), 
        .out_valid(bench_out_valid), 
        .out_data(bench_out_data)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, clk = %b , reset_n = %b , in_valid = %b , in_data = %b , out_ready = %b , in_ready = %b , out_valid = %b , out_data = %b  ",
			bench_reset, bench_clk, bench_reset_n, bench_in_valid, bench_in_data, bench_out_ready, bench_in_ready, bench_out_valid, bench_out_data);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
