// Seed: 1534781120
module module_0 (
    output wor id_0
);
  tri id_2 = 1'b0, id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output tri id_2,
    output tri id_3,
    input wor id_4,
    output uwire id_5,
    input wor id_6,
    output uwire id_7,
    input supply0 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output supply0 id_11,
    output tri0 id_12,
    input tri id_13,
    output supply0 id_14,
    input tri0 id_15,
    input wor id_16,
    output uwire id_17,
    input uwire id_18,
    input tri id_19,
    input supply1 id_20,
    output tri id_21
);
  module_0(
      id_2
  );
  tri1 id_23 = id_1;
  wire id_24;
  assign id_10 = 1;
  id_25 :
  assert property (@(posedge id_8) 1 || 1)
  else begin
    $display(1'b0);
  end
endmodule
