Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 15 23:24:22 2020
| Host         : DESKTOP-A6N57EC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: U2/cnt_of_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.400        0.000                      0                  406        0.254        0.000                      0                  406        4.500        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.400        0.000                      0                  406        0.254        0.000                      0                  406        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 U1/intre_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/DATA_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.576ns (20.725%)  route 2.203ns (79.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 10.088 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.816     5.419    U1/CLK_IBUF_BUFG
    SLICE_X25Y39         FDCE                                         r  U1/intre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     5.875 f  U1/intre_reg/Q
                         net (fo=115, routed)         0.717     6.591    U1/RE
    SLICE_X25Y39         LUT1 (Prop_lut1_I0_O)        0.120     6.711 r  U1/DATA[15]_i_1/O
                         net (fo=16, routed)          1.487     8.198    U3/SR[0]
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.666    10.088    U3/CLK
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.356    
                         clock uncertainty           -0.035    10.320    
    SLICE_X38Y24         FDRE (Setup_fdre_C_R)       -0.722     9.598    U3/DATA_reg[2]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 U1/intre_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/DATA_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.576ns (20.725%)  route 2.203ns (79.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 10.088 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.816     5.419    U1/CLK_IBUF_BUFG
    SLICE_X25Y39         FDCE                                         r  U1/intre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     5.875 f  U1/intre_reg/Q
                         net (fo=115, routed)         0.717     6.591    U1/RE
    SLICE_X25Y39         LUT1 (Prop_lut1_I0_O)        0.120     6.711 r  U1/DATA[15]_i_1/O
                         net (fo=16, routed)          1.487     8.198    U3/SR[0]
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.666    10.088    U3/CLK
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.356    
                         clock uncertainty           -0.035    10.320    
    SLICE_X38Y24         FDRE (Setup_fdre_C_R)       -0.722     9.598    U3/DATA_reg[3]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 U1/intre_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/DATA_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.576ns (20.725%)  route 2.203ns (79.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 10.088 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.816     5.419    U1/CLK_IBUF_BUFG
    SLICE_X25Y39         FDCE                                         r  U1/intre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     5.875 f  U1/intre_reg/Q
                         net (fo=115, routed)         0.717     6.591    U1/RE
    SLICE_X25Y39         LUT1 (Prop_lut1_I0_O)        0.120     6.711 r  U1/DATA[15]_i_1/O
                         net (fo=16, routed)          1.487     8.198    U3/SR[0]
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.666    10.088    U3/CLK
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.356    
                         clock uncertainty           -0.035    10.320    
    SLICE_X38Y24         FDRE (Setup_fdre_C_R)       -0.722     9.598    U3/DATA_reg[5]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 U1/intre_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/DATA_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.576ns (20.725%)  route 2.203ns (79.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 10.088 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.816     5.419    U1/CLK_IBUF_BUFG
    SLICE_X25Y39         FDCE                                         r  U1/intre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     5.875 f  U1/intre_reg/Q
                         net (fo=115, routed)         0.717     6.591    U1/RE
    SLICE_X25Y39         LUT1 (Prop_lut1_I0_O)        0.120     6.711 r  U1/DATA[15]_i_1/O
                         net (fo=16, routed)          1.487     8.198    U3/SR[0]
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.666    10.088    U3/CLK
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.356    
                         clock uncertainty           -0.035    10.320    
    SLICE_X38Y24         FDRE (Setup_fdre_C_R)       -0.722     9.598    U3/DATA_reg[6]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 U1/intre_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/DATA_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.576ns (20.725%)  route 2.203ns (79.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 10.088 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.816     5.419    U1/CLK_IBUF_BUFG
    SLICE_X25Y39         FDCE                                         r  U1/intre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     5.875 f  U1/intre_reg/Q
                         net (fo=115, routed)         0.717     6.591    U1/RE
    SLICE_X25Y39         LUT1 (Prop_lut1_I0_O)        0.120     6.711 r  U1/DATA[15]_i_1/O
                         net (fo=16, routed)          1.487     8.198    U3/SR[0]
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.666    10.088    U3/CLK
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.356    
                         clock uncertainty           -0.035    10.320    
    SLICE_X38Y24         FDRE (Setup_fdre_C_R)       -0.722     9.598    U3/DATA_reg[7]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 U1/intre_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/DATA_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.576ns (20.725%)  route 2.203ns (79.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 10.088 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.816     5.419    U1/CLK_IBUF_BUFG
    SLICE_X25Y39         FDCE                                         r  U1/intre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     5.875 f  U1/intre_reg/Q
                         net (fo=115, routed)         0.717     6.591    U1/RE
    SLICE_X25Y39         LUT1 (Prop_lut1_I0_O)        0.120     6.711 r  U1/DATA[15]_i_1/O
                         net (fo=16, routed)          1.487     8.198    U3/SR[0]
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.666    10.088    U3/CLK
    SLICE_X38Y24         FDRE                                         r  U3/DATA_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.356    
                         clock uncertainty           -0.035    10.320    
    SLICE_X38Y24         FDRE (Setup_fdre_C_R)       -0.722     9.598    U3/DATA_reg[8]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 U1/intre_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/DATA_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.576ns (20.849%)  route 2.187ns (79.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 10.088 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.816     5.419    U1/CLK_IBUF_BUFG
    SLICE_X25Y39         FDCE                                         r  U1/intre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     5.875 f  U1/intre_reg/Q
                         net (fo=115, routed)         0.717     6.591    U1/RE
    SLICE_X25Y39         LUT1 (Prop_lut1_I0_O)        0.120     6.711 r  U1/DATA[15]_i_1/O
                         net (fo=16, routed)          1.470     8.181    U3/SR[0]
    SLICE_X39Y25         FDRE                                         r  U3/DATA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.666    10.088    U3/CLK
    SLICE_X39Y25         FDRE                                         r  U3/DATA_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.356    
                         clock uncertainty           -0.035    10.320    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.629     9.691    U3/DATA_reg[0]
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 U1/intre_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/DATA_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.576ns (20.849%)  route 2.187ns (79.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 10.088 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.816     5.419    U1/CLK_IBUF_BUFG
    SLICE_X25Y39         FDCE                                         r  U1/intre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     5.875 f  U1/intre_reg/Q
                         net (fo=115, routed)         0.717     6.591    U1/RE
    SLICE_X25Y39         LUT1 (Prop_lut1_I0_O)        0.120     6.711 r  U1/DATA[15]_i_1/O
                         net (fo=16, routed)          1.470     8.181    U3/SR[0]
    SLICE_X39Y25         FDRE                                         r  U3/DATA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.666    10.088    U3/CLK
    SLICE_X39Y25         FDRE                                         r  U3/DATA_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.356    
                         clock uncertainty           -0.035    10.320    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.629     9.691    U3/DATA_reg[4]
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 U1/intre_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/DATA_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.576ns (20.849%)  route 2.187ns (79.151%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 10.088 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.816     5.419    U1/CLK_IBUF_BUFG
    SLICE_X25Y39         FDCE                                         r  U1/intre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     5.875 f  U1/intre_reg/Q
                         net (fo=115, routed)         0.717     6.591    U1/RE
    SLICE_X25Y39         LUT1 (Prop_lut1_I0_O)        0.120     6.711 r  U1/DATA[15]_i_1/O
                         net (fo=16, routed)          1.470     8.181    U3/SR[0]
    SLICE_X39Y25         FDRE                                         r  U3/DATA_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.666    10.088    U3/CLK
    SLICE_X39Y25         FDRE                                         r  U3/DATA_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.356    
                         clock uncertainty           -0.035    10.320    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.629     9.691    U3/DATA_reg[9]
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 U1/intre_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/DATA_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.576ns (21.203%)  route 2.141ns (78.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 10.090 - 5.000 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.816     5.419    U1/CLK_IBUF_BUFG
    SLICE_X25Y39         FDCE                                         r  U1/intre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDCE (Prop_fdce_C_Q)         0.456     5.875 f  U1/intre_reg/Q
                         net (fo=115, routed)         0.717     6.591    U1/RE
    SLICE_X25Y39         LUT1 (Prop_lut1_I0_O)        0.120     6.711 r  U1/DATA[15]_i_1/O
                         net (fo=16, routed)          1.424     8.135    U3/SR[0]
    SLICE_X36Y24         FDRE                                         r  U3/DATA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.668    10.090    U3/CLK
    SLICE_X36Y24         FDRE                                         r  U3/DATA_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.267    10.358    
                         clock uncertainty           -0.035    10.322    
    SLICE_X36Y24         FDRE (Setup_fdre_C_R)       -0.629     9.693    U3/DATA_reg[1]
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  1.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 U2/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.911%)  route 0.172ns (48.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.621     1.541    U2/CLK
    SLICE_X40Y25         FDCE                                         r  U2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.141     1.682 r  U2/cnt_reg[11]/Q
                         net (fo=5, routed)           0.172     1.854    U2/cnt_reg[11]
    SLICE_X41Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.899 r  U2/q_i_1/O
                         net (fo=1, routed)           0.000     1.899    U2/comp_out
    SLICE_X41Y25         FDCE                                         r  U2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.894     2.059    U2/CLK
    SLICE_X41Y25         FDCE                                         r  U2/q_reg/C
                         clock pessimism             -0.505     1.554    
    SLICE_X41Y25         FDCE (Hold_fdce_C_D)         0.091     1.645    U2/q_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U1/N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/N_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.594     1.513    U1/CLK_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U1/N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U1/N_reg[1]/Q
                         net (fo=17, routed)          0.177     1.854    U1/N[1]
    SLICE_X2Y71          LUT4 (Prop_lut4_I3_O)        0.045     1.899 r  U1/N[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    U1/N[1]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  U1/N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.865     2.030    U1/CLK_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U1/N_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.120     1.633    U1/N_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U4/divider_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/divider_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.604     1.523    U4/CLK
    SLICE_X2Y93          FDCE                                         r  U4/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  U4/divider_reg[10]/Q
                         net (fo=2, routed)           0.127     1.814    U4/divider_reg[10]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  U4/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    U4/divider_reg[8]_i_1_n_5
    SLICE_X2Y93          FDCE                                         r  U4/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.877     2.042    U4/CLK
    SLICE_X2Y93          FDCE                                         r  U4/divider_reg[10]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.134     1.657    U4/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U4/divider_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/divider_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U4/CLK
    SLICE_X2Y91          FDCE                                         r  U4/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  U4/divider_reg[2]/Q
                         net (fo=2, routed)           0.127     1.813    U4/divider_reg[2]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  U4/divider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    U4/divider_reg[0]_i_1_n_5
    SLICE_X2Y91          FDCE                                         r  U4/divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.876     2.041    U4/CLK
    SLICE_X2Y91          FDCE                                         r  U4/divider_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.134     1.656    U4/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U4/divider_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/divider_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U4/CLK
    SLICE_X2Y91          FDCE                                         r  U4/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  U4/divider_reg[3]/Q
                         net (fo=2, routed)           0.149     1.836    U4/divider_reg[3]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  U4/divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.881    U4/divider[0]_i_2_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.945 r  U4/divider_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    U4/divider_reg[0]_i_1_n_4
    SLICE_X2Y91          FDCE                                         r  U4/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.876     2.041    U4/CLK
    SLICE_X2Y91          FDCE                                         r  U4/divider_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.134     1.656    U4/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U4/divider_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/divider_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U4/CLK
    SLICE_X2Y92          FDCE                                         r  U4/divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  U4/divider_reg[7]/Q
                         net (fo=2, routed)           0.149     1.836    U4/divider_reg[7]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  U4/divider[4]_i_2/O
                         net (fo=1, routed)           0.000     1.881    U4/divider[4]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.945 r  U4/divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    U4/divider_reg[4]_i_1_n_4
    SLICE_X2Y92          FDCE                                         r  U4/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.876     2.041    U4/CLK
    SLICE_X2Y92          FDCE                                         r  U4/divider_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.134     1.656    U4/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U4/divider_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/divider_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.604     1.523    U4/CLK
    SLICE_X2Y93          FDCE                                         r  U4/divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  U4/divider_reg[11]/Q
                         net (fo=2, routed)           0.149     1.837    U4/divider_reg[11]
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.045     1.882 r  U4/divider[8]_i_2/O
                         net (fo=1, routed)           0.000     1.882    U4/divider[8]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  U4/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    U4/divider_reg[8]_i_1_n_4
    SLICE_X2Y93          FDCE                                         r  U4/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.877     2.042    U4/CLK
    SLICE_X2Y93          FDCE                                         r  U4/divider_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.134     1.657    U4/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U4/divider_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/divider_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U4/CLK
    SLICE_X2Y91          FDCE                                         r  U4/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 f  U4/divider_reg[0]/Q
                         net (fo=2, routed)           0.175     1.862    U4/divider_reg[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  U4/divider[0]_i_4/O
                         net (fo=1, routed)           0.000     1.907    U4/divider[0]_i_4_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.977 r  U4/divider_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    U4/divider_reg[0]_i_1_n_7
    SLICE_X2Y91          FDCE                                         r  U4/divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.876     2.041    U4/CLK
    SLICE_X2Y91          FDCE                                         r  U4/divider_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.134     1.656    U4/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 U4/divider_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U4/divider_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.603     1.522    U4/CLK
    SLICE_X2Y92          FDCE                                         r  U4/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  U4/divider_reg[4]/Q
                         net (fo=2, routed)           0.175     1.862    U4/divider_reg[4]
    SLICE_X2Y92          LUT2 (Prop_lut2_I0_O)        0.045     1.907 r  U4/divider[4]_i_4/O
                         net (fo=1, routed)           0.000     1.907    U4/divider[4]_i_4_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.977 r  U4/divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    U4/divider_reg[4]_i_1_n_7
    SLICE_X2Y92          FDCE                                         r  U4/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.876     2.041    U4/CLK
    SLICE_X2Y92          FDCE                                         r  U4/divider_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.134     1.656    U4/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 U1/N_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/N_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.110%)  route 0.235ns (52.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.594     1.513    U1/CLK_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U1/N_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  U1/N_reg[0]/Q
                         net (fo=17, routed)          0.235     1.912    U1/N[0]
    SLICE_X2Y71          LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  U1/N[0]_i_1/O
                         net (fo=1, routed)           0.000     1.957    U1/N[0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  U1/N_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.865     2.030    U1/CLK_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U1/N_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     1.634    U1/N_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     U1/N_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y71     U1/N_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y28    U1/intadr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y19    U1/intadr_reg[0]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19    U1/intadr_reg[0]_replica_1/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y19    U1/intadr_reg[0]_replica_10/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X19Y19    U1/intadr_reg[0]_replica_11/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X27Y19    U1/intadr_reg[0]_replica_12/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y30    U1/intadr_reg[0]_replica_13/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y36    U1/intadr_reg[0]_replica_27/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y26    U1/intadr_reg[0]_replica_8/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y25    U1/intadr_reg[6]_rep__3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y27    U3/DATA_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y28    U3/DATA_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y28    U3/DATA_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y13    U3/dat_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19    U1/intadr_reg[0]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19    U1/intadr_reg[0]_replica_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19    U1/intadr_reg[0]_replica_10/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y19    U1/intadr_reg[0]_replica_14/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34    U1/intadr_reg[0]_replica_18/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y19    U1/intadr_reg[0]_replica_20/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y19    U1/intadr_reg[0]_replica_30/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22    U1/intadr_reg[0]_replica_39/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y28    U1/intadr_reg[0]_replica_43/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X25Y24    U1/intadr_reg[0]_replica_45/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27    U1/intadr_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26    U1/intadr_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y21    U1/intadr_reg[1]_rep__0/C



