Analysis & Synthesis report for quartus_project
Thu Dec  7 16:20:56 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_2|arbiter:arb|split_owner
 11. State Machine - |top_2|arbiter:arb|state
 12. State Machine - |top_2|uart_rx:s_uart_rx|state
 13. State Machine - |top_2|uart_tx:s_uart_tx|state
 14. State Machine - |top_2|slave_bus_bridge:bb_s|state
 15. State Machine - |top_2|slave_port_v2:sp_3|state
 16. State Machine - |top_2|slave_port_v2:sp_2|state
 17. State Machine - |top_2|slave_port_v2:sp_1|state
 18. State Machine - |top_2|uart_rx:m_uart_rx|state
 19. State Machine - |top_2|uart_tx:m_uart_tx|state
 20. State Machine - |top_2|bb_master_port:mp_bb|state
 21. State Machine - |top_2|master_port:mp_1|state
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1
 28. Source assignments for master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1
 29. Source assignments for slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1
 30. Source assignments for slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1
 31. Source assignments for slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1
 32. Parameter Settings for User Entity Instance: FIFO:fifo
 33. Parameter Settings for User Entity Instance: uart_tx:m_uart_tx
 34. Parameter Settings for User Entity Instance: uart_rx:m_uart_rx
 35. Parameter Settings for User Entity Instance: slave_port_v2:sp_1
 36. Parameter Settings for User Entity Instance: slave_port_v2:sp_2
 37. Parameter Settings for User Entity Instance: slave_port_v2:sp_3
 38. Parameter Settings for User Entity Instance: slave_bus_bridge:bb_s
 39. Parameter Settings for User Entity Instance: uart_tx:s_uart_tx
 40. Parameter Settings for User Entity Instance: uart_rx:s_uart_rx
 41. Parameter Settings for User Entity Instance: master_1_ram:m1_ram|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: master_2_ram:m2_ram|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: slave_1_ram:s1_ram|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: slave_2_ram:s2_ram|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: slave_3_ram:s3_ram|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: arbiter:arb
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "master_2_ram:m2_ram"
 49. Port Connectivity Checks: "slave_bus_bridge:bb_s"
 50. Port Connectivity Checks: "slave_port_v2:sp_3"
 51. Port Connectivity Checks: "slave_port_v2:sp_1"
 52. Port Connectivity Checks: "demo:intf|seg:m1_seg_label"
 53. Port Connectivity Checks: "demo:intf|seg:m2_seg_label"
 54. Port Connectivity Checks: "demo:intf"
 55. In-System Memory Content Editor Settings
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec  7 16:20:56 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; quartus_project                                ;
; Top-level Entity Name              ; top_2                                          ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 2,399                                          ;
;     Total combinational functions  ; 1,904                                          ;
;     Dedicated logic registers      ; 1,243                                          ;
; Total registers                    ; 1243                                           ;
; Total pins                         ; 69                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 82,432                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_2              ; quartus_project    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/fifo_v2.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv                                                                     ;             ;
; ../rtl/bb_master_port.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv                                                              ;             ;
; ../rtl/top_2.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv                                                                       ;             ;
; ../rtl/uart_tx.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv                                                                     ;             ;
; ../rtl/uart_rx.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv                                                                     ;             ;
; ../rtl/slave_bus_bridge.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv                                                            ;             ;
; ../rtl/demo.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; /home/dakshina/Projects/ADS/system-bus/rtl/demo.sv                                                                        ;             ;
; ../rtl/seg.v                                                       ; yes             ; User Verilog HDL File                        ; /home/dakshina/Projects/ADS/system-bus/rtl/seg.v                                                                          ;             ;
; ../rtl/slave_port_v2.sv                                            ; yes             ; User SystemVerilog HDL File                  ; /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv                                                               ;             ;
; ../rtl/arbiter.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv                                                                     ;             ;
; ../rtl/master_port.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv                                                                 ;             ;
; master_1_ram.v                                                     ; yes             ; User Wizard-Generated File                   ; /home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v                                                     ;             ;
; slave_1_ram.v                                                      ; yes             ; User Wizard-Generated File                   ; /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v                                                      ;             ;
; slave_2_ram.v                                                      ; yes             ; User Wizard-Generated File                   ; /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v                                                      ;             ;
; slave_3_ram.v                                                      ; yes             ; User Wizard-Generated File                   ; /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v                                                      ;             ;
; master_2_ram.v                                                     ; yes             ; User Wizard-Generated File                   ; /home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v                                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                  ;             ;
; db/altsyncram_6bn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf                                             ;             ;
; db/altsyncram_bnd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_bnd2.tdf                                             ;             ;
; ../quartus_project/mem_init_files/master_1.mif                     ; yes             ; Auto-Found Memory Initialization File        ; /home/dakshina/Projects/ADS/system-bus/quartus_project/mem_init_files/master_1.mif                                        ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv             ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                ;             ;
; db/altsyncram_8bn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf                                             ;             ;
; db/altsyncram_cnd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_cnd2.tdf                                             ;             ;
; ../quartus_project/mem_init_files/master_2.mif                     ; yes             ; Auto-Found Memory Initialization File        ; /home/dakshina/Projects/ADS/system-bus/quartus_project/mem_init_files/master_2.mif                                        ;             ;
; db/altsyncram_nnl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf                                             ;             ;
; db/altsyncram_c8c2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_c8c2.tdf                                             ;             ;
; ../mem_init_files/slave_1.mif                                      ; yes             ; Auto-Found Memory Initialization File        ; /home/dakshina/Projects/ADS/system-bus/quartus_project/mem_init_files/slave_1.mif                                         ;             ;
; db/altsyncram_vnl1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf                                             ;             ;
; db/altsyncram_p8c2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_p8c2.tdf                                             ;             ;
; ../mem_init_files/slave_2.mif                                      ; yes             ; Auto-Found Memory Initialization File        ; /home/dakshina/Projects/ADS/system-bus/quartus_project/mem_init_files/slave_2.mif                                         ;             ;
; db/altsyncram_1ol1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf                                             ;             ;
; db/altsyncram_q8c2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_q8c2.tdf                                             ;             ;
; ../mem_init_files/slave_3.mif                                      ; yes             ; Auto-Found Memory Initialization File        ; /home/dakshina/Projects/ADS/system-bus/quartus_project/mem_init_files/slave_3.mif                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                   ; altera_sld  ;
; db/ip/sld41b58e57/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,399     ;
;                                             ;           ;
; Total combinational functions               ; 1904      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1163      ;
;     -- 3 input functions                    ; 339       ;
;     -- <=2 input functions                  ; 402       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1746      ;
;     -- arithmetic mode                      ; 158       ;
;                                             ;           ;
; Total registers                             ; 1243      ;
;     -- Dedicated logic registers            ; 1243      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 69        ;
; Total memory bits                           ; 82432     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 928       ;
; Total fan-out                               ; 11372     ;
; Average fan-out                             ; 3.41      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_2                                                                                                                                  ; 1904 (8)            ; 1243 (0)                  ; 82432       ; 0            ; 0       ; 0         ; 69   ; 0            ; |top_2                                                                                                                                                                                                                                                                                                                                            ; top_2                             ; work         ;
;    |FIFO:fifo|                                                                                                                          ; 225 (225)           ; 410 (410)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|FIFO:fifo                                                                                                                                                                                                                                                                                                                                  ; FIFO                              ; work         ;
;    |arbiter:arb|                                                                                                                        ; 115 (115)           ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|arbiter:arb                                                                                                                                                                                                                                                                                                                                ; arbiter                           ; work         ;
;    |bb_master_port:mp_bb|                                                                                                               ; 172 (172)           ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|bb_master_port:mp_bb                                                                                                                                                                                                                                                                                                                       ; bb_master_port                    ; work         ;
;    |demo:intf|                                                                                                                          ; 13 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|demo:intf                                                                                                                                                                                                                                                                                                                                  ; demo                              ; work         ;
;       |seg:m1_seg_state|                                                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|demo:intf|seg:m1_seg_state                                                                                                                                                                                                                                                                                                                 ; seg                               ; work         ;
;       |seg:m2_seg_state|                                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|demo:intf|seg:m2_seg_state                                                                                                                                                                                                                                                                                                                 ; seg                               ; work         ;
;    |master_1_ram:m1_ram|                                                                                                                ; 54 (0)              ; 32 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_1_ram:m1_ram                                                                                                                                                                                                                                                                                                                        ; master_1_ram                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 54 (0)              ; 32 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;          |altsyncram_6bn1:auto_generated|                                                                                               ; 54 (0)              ; 32 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_6bn1                   ; work         ;
;             |altsyncram_bnd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1                                                                                                                                                                                                                             ; altsyncram_bnd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 54 (32)             ; 32 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                            ; sld_rom_sr                        ; work         ;
;    |master_2_ram:m2_ram|                                                                                                                ; 55 (0)              ; 32 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_2_ram:m2_ram                                                                                                                                                                                                                                                                                                                        ; master_2_ram                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 55 (0)              ; 32 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;          |altsyncram_8bn1:auto_generated|                                                                                               ; 55 (0)              ; 32 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_8bn1                   ; work         ;
;             |altsyncram_cnd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1                                                                                                                                                                                                                             ; altsyncram_cnd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 55 (33)             ; 32 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                               ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                            ; sld_rom_sr                        ; work         ;
;    |master_port:mp_1|                                                                                                                   ; 103 (103)           ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|master_port:mp_1                                                                                                                                                                                                                                                                                                                           ; master_port                       ; work         ;
;    |slave_1_ram:s1_ram|                                                                                                                 ; 59 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_1_ram:s1_ram                                                                                                                                                                                                                                                                                                                         ; slave_1_ram                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 59 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_nnl1:auto_generated|                                                                                               ; 59 (0)              ; 40 (0)                    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_nnl1                   ; work         ;
;             |altsyncram_c8c2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1                                                                                                                                                                                                                              ; altsyncram_c8c2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 59 (39)             ; 40 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |slave_2_ram:s2_ram|                                                                                                                 ; 61 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_2_ram:s2_ram                                                                                                                                                                                                                                                                                                                         ; slave_2_ram                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 61 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_vnl1:auto_generated|                                                                                               ; 61 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_vnl1                   ; work         ;
;             |altsyncram_p8c2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1                                                                                                                                                                                                                              ; altsyncram_p8c2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 61 (39)             ; 41 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |slave_3_ram:s3_ram|                                                                                                                 ; 61 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_3_ram:s3_ram                                                                                                                                                                                                                                                                                                                         ; slave_3_ram                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 61 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_1ol1:auto_generated|                                                                                               ; 61 (0)              ; 41 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_1ol1                   ; work         ;
;             |altsyncram_q8c2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1                                                                                                                                                                                                                              ; altsyncram_q8c2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 61 (39)             ; 41 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |slave_bus_bridge:bb_s|                                                                                                              ; 108 (108)           ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_bus_bridge:bb_s                                                                                                                                                                                                                                                                                                                      ; slave_bus_bridge                  ; work         ;
;    |slave_port_v2:sp_1|                                                                                                                 ; 106 (106)           ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_port_v2:sp_1                                                                                                                                                                                                                                                                                                                         ; slave_port_v2                     ; work         ;
;    |slave_port_v2:sp_2|                                                                                                                 ; 101 (101)           ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_port_v2:sp_2                                                                                                                                                                                                                                                                                                                         ; slave_port_v2                     ; work         ;
;    |slave_port_v2:sp_3|                                                                                                                 ; 96 (96)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|slave_port_v2:sp_3                                                                                                                                                                                                                                                                                                                         ; slave_port_v2                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 261 (1)             ; 165 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 260 (0)             ; 165 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 260 (0)             ; 165 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 260 (1)             ; 165 (9)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 259 (0)             ; 156 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 259 (216)           ; 156 (127)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |uart_rx:m_uart_rx|                                                                                                                  ; 88 (88)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|uart_rx:m_uart_rx                                                                                                                                                                                                                                                                                                                          ; uart_rx                           ; work         ;
;    |uart_rx:s_uart_rx|                                                                                                                  ; 67 (67)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|uart_rx:s_uart_rx                                                                                                                                                                                                                                                                                                                          ; uart_rx                           ; work         ;
;    |uart_tx:m_uart_tx|                                                                                                                  ; 62 (62)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|uart_tx:m_uart_tx                                                                                                                                                                                                                                                                                                                          ; uart_tx                           ; work         ;
;    |uart_tx:s_uart_tx|                                                                                                                  ; 89 (89)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_2|uart_tx:s_uart_tx                                                                                                                                                                                                                                                                                                                          ; uart_tx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                      ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+---------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; ../quartus_project/mem_init_files/master_1.mif ;
; master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; ../quartus_project/mem_init_files/master_2.mif ;
; slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; ../mem_init_files/slave_1.mif                  ;
; slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; ../mem_init_files/slave_2.mif                  ;
; slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; ../mem_init_files/slave_3.mif                  ;
+---------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_2|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top_2|master_1_ram:m1_ram                                                                                                                                                                                                                                                 ; master_1_ram.v  ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top_2|master_2_ram:m2_ram                                                                                                                                                                                                                                                 ; master_2_ram.v  ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top_2|slave_1_ram:s1_ram                                                                                                                                                                                                                                                  ; slave_1_ram.v   ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top_2|slave_2_ram:s2_ram                                                                                                                                                                                                                                                  ; slave_2_ram.v   ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top_2|slave_3_ram:s3_ram                                                                                                                                                                                                                                                  ; slave_3_ram.v   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |top_2|arbiter:arb|split_owner                        ;
+------------------+------------------+----------------+----------------+
; Name             ; split_owner.NONE ; split_owner.M2 ; split_owner.M1 ;
+------------------+------------------+----------------+----------------+
; split_owner.NONE ; 0                ; 0              ; 0              ;
; split_owner.M1   ; 1                ; 0              ; 1              ;
; split_owner.M2   ; 1                ; 1              ; 0              ;
+------------------+------------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_2|arbiter:arb|state                                                                                        ;
+-----------------+-------------+-------------+------------+------------+-------------+-----------------+------------+------------+
; Name            ; state.SPLIT ; state.REQ12 ; state.REQ2 ; state.REQ1 ; state.CLEAN ; state.CONNECTED ; state.ADDR ; state.IDLE ;
+-----------------+-------------+-------------+------------+------------+-------------+-----------------+------------+------------+
; state.IDLE      ; 0           ; 0           ; 0          ; 0          ; 0           ; 0               ; 0          ; 0          ;
; state.ADDR      ; 0           ; 0           ; 0          ; 0          ; 0           ; 0               ; 1          ; 1          ;
; state.CONNECTED ; 0           ; 0           ; 0          ; 0          ; 0           ; 1               ; 0          ; 1          ;
; state.CLEAN     ; 0           ; 0           ; 0          ; 0          ; 1           ; 0               ; 0          ; 1          ;
; state.REQ1      ; 0           ; 0           ; 0          ; 1          ; 0           ; 0               ; 0          ; 1          ;
; state.REQ2      ; 0           ; 0           ; 1          ; 0          ; 0           ; 0               ; 0          ; 1          ;
; state.REQ12     ; 0           ; 1           ; 0          ; 0          ; 0           ; 0               ; 0          ; 1          ;
; state.SPLIT     ; 1           ; 0           ; 0          ; 0          ; 0           ; 0               ; 0          ; 1          ;
+-----------------+-------------+-------------+------------+------------+-------------+-----------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top_2|uart_rx:s_uart_rx|state                    ;
+----------------+----------------+----------------+----------------+
; Name           ; state.STT_DATA ; state.STT_WAIT ; state.STT_STOP ;
+----------------+----------------+----------------+----------------+
; state.STT_WAIT ; 0              ; 0              ; 0              ;
; state.STT_STOP ; 0              ; 1              ; 1              ;
; state.STT_DATA ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top_2|uart_tx:s_uart_tx|state                    ;
+----------------+----------------+----------------+----------------+
; Name           ; state.STT_DATA ; state.STT_WAIT ; state.STT_STOP ;
+----------------+----------------+----------------+----------------+
; state.STT_WAIT ; 0              ; 0              ; 0              ;
; state.STT_STOP ; 0              ; 1              ; 1              ;
; state.STT_DATA ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_2|slave_bus_bridge:bb_s|state                                                                                         ;
+--------------------+--------------------+-------------+------------+------------+-------------+---------------+---------------+------------+
; Name               ; state.SEND_RD_ADDR ; state.SPLIT ; state.SEND ; state.READ ; state.WRITE ; state.DATA_IN ; state.ADDR_IN ; state.IDLE ;
+--------------------+--------------------+-------------+------------+------------+-------------+---------------+---------------+------------+
; state.IDLE         ; 0                  ; 0           ; 0          ; 0          ; 0           ; 0             ; 0             ; 0          ;
; state.ADDR_IN      ; 0                  ; 0           ; 0          ; 0          ; 0           ; 0             ; 1             ; 1          ;
; state.DATA_IN      ; 0                  ; 0           ; 0          ; 0          ; 0           ; 1             ; 0             ; 1          ;
; state.WRITE        ; 0                  ; 0           ; 0          ; 0          ; 1           ; 0             ; 0             ; 1          ;
; state.READ         ; 0                  ; 0           ; 0          ; 1          ; 0           ; 0             ; 0             ; 1          ;
; state.SEND         ; 0                  ; 0           ; 1          ; 0          ; 0           ; 0             ; 0             ; 1          ;
; state.SPLIT        ; 0                  ; 1           ; 0          ; 0          ; 0           ; 0             ; 0             ; 1          ;
; state.SEND_RD_ADDR ; 1                  ; 0           ; 0          ; 0          ; 0           ; 0             ; 0             ; 1          ;
+--------------------+--------------------+-------------+------------+------------+-------------+---------------+---------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_2|slave_port_v2:sp_3|state                                                                  ;
+---------------+-------------+------------+------------+-------------+---------------+---------------+------------+
; Name          ; state.SPLIT ; state.SEND ; state.READ ; state.WRITE ; state.DATA_IN ; state.ADDR_IN ; state.IDLE ;
+---------------+-------------+------------+------------+-------------+---------------+---------------+------------+
; state.IDLE    ; 0           ; 0          ; 0          ; 0           ; 0             ; 0             ; 0          ;
; state.ADDR_IN ; 0           ; 0          ; 0          ; 0           ; 0             ; 1             ; 1          ;
; state.DATA_IN ; 0           ; 0          ; 0          ; 0           ; 1             ; 0             ; 1          ;
; state.WRITE   ; 0           ; 0          ; 0          ; 1           ; 0             ; 0             ; 1          ;
; state.READ    ; 0           ; 0          ; 1          ; 0           ; 0             ; 0             ; 1          ;
; state.SEND    ; 0           ; 1          ; 0          ; 0           ; 0             ; 0             ; 1          ;
; state.SPLIT   ; 1           ; 0          ; 0          ; 0           ; 0             ; 0             ; 1          ;
+---------------+-------------+------------+------------+-------------+---------------+---------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_2|slave_port_v2:sp_2|state                                                                  ;
+---------------+-------------+------------+------------+-------------+---------------+---------------+------------+
; Name          ; state.SPLIT ; state.SEND ; state.READ ; state.WRITE ; state.DATA_IN ; state.ADDR_IN ; state.IDLE ;
+---------------+-------------+------------+------------+-------------+---------------+---------------+------------+
; state.IDLE    ; 0           ; 0          ; 0          ; 0           ; 0             ; 0             ; 0          ;
; state.ADDR_IN ; 0           ; 0          ; 0          ; 0           ; 0             ; 1             ; 1          ;
; state.DATA_IN ; 0           ; 0          ; 0          ; 0           ; 1             ; 0             ; 1          ;
; state.WRITE   ; 0           ; 0          ; 0          ; 1           ; 0             ; 0             ; 1          ;
; state.READ    ; 0           ; 0          ; 1          ; 0           ; 0             ; 0             ; 1          ;
; state.SEND    ; 0           ; 1          ; 0          ; 0           ; 0             ; 0             ; 1          ;
; state.SPLIT   ; 1           ; 0          ; 0          ; 0           ; 0             ; 0             ; 1          ;
+---------------+-------------+------------+------------+-------------+---------------+---------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_2|slave_port_v2:sp_1|state                                                                  ;
+---------------+-------------+------------+------------+-------------+---------------+---------------+------------+
; Name          ; state.SPLIT ; state.SEND ; state.READ ; state.WRITE ; state.DATA_IN ; state.ADDR_IN ; state.IDLE ;
+---------------+-------------+------------+------------+-------------+---------------+---------------+------------+
; state.IDLE    ; 0           ; 0          ; 0          ; 0           ; 0             ; 0             ; 0          ;
; state.ADDR_IN ; 0           ; 0          ; 0          ; 0           ; 0             ; 1             ; 1          ;
; state.DATA_IN ; 0           ; 0          ; 0          ; 0           ; 1             ; 0             ; 1          ;
; state.WRITE   ; 0           ; 0          ; 0          ; 1           ; 0             ; 0             ; 1          ;
; state.READ    ; 0           ; 0          ; 1          ; 0           ; 0             ; 0             ; 1          ;
; state.SEND    ; 0           ; 1          ; 0          ; 0           ; 0             ; 0             ; 1          ;
; state.SPLIT   ; 1           ; 0          ; 0          ; 0           ; 0             ; 0             ; 1          ;
+---------------+-------------+------------+------------+-------------+---------------+---------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top_2|uart_rx:m_uart_rx|state                    ;
+----------------+----------------+----------------+----------------+
; Name           ; state.STT_DATA ; state.STT_WAIT ; state.STT_STOP ;
+----------------+----------------+----------------+----------------+
; state.STT_WAIT ; 0              ; 0              ; 0              ;
; state.STT_STOP ; 0              ; 1              ; 1              ;
; state.STT_DATA ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top_2|uart_tx:m_uart_tx|state                    ;
+----------------+----------------+----------------+----------------+
; Name           ; state.STT_DATA ; state.STT_WAIT ; state.STT_STOP ;
+----------------+----------------+----------------+----------------+
; state.STT_WAIT ; 0              ; 0              ; 0              ;
; state.STT_STOP ; 0              ; 1              ; 1              ;
; state.STT_DATA ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_2|bb_master_port:mp_bb|state                                                                                                                                      ;
+---------------------+-----------+-------------+---------------------+-------------+-------------+---------------+---------------+--------------+--------------+-----------+------------+
; Name                ; state.DEQ ; state.FETCH ; state.TIMEOUT_STATE ; state.SPLIT ; state.CLEAN ; state.RD_DATA ; state.WR_DATA ; state.ADDR_2 ; state.ADDR_1 ; state.REQ ; state.IDLE ;
+---------------------+-----------+-------------+---------------------+-------------+-------------+---------------+---------------+--------------+--------------+-----------+------------+
; state.IDLE          ; 0         ; 0           ; 0                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 0            ; 0         ; 0          ;
; state.REQ           ; 0         ; 0           ; 0                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 0            ; 1         ; 1          ;
; state.ADDR_1        ; 0         ; 0           ; 0                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 1            ; 0         ; 1          ;
; state.ADDR_2        ; 0         ; 0           ; 0                   ; 0           ; 0           ; 0             ; 0             ; 1            ; 0            ; 0         ; 1          ;
; state.WR_DATA       ; 0         ; 0           ; 0                   ; 0           ; 0           ; 0             ; 1             ; 0            ; 0            ; 0         ; 1          ;
; state.RD_DATA       ; 0         ; 0           ; 0                   ; 0           ; 0           ; 1             ; 0             ; 0            ; 0            ; 0         ; 1          ;
; state.CLEAN         ; 0         ; 0           ; 0                   ; 0           ; 1           ; 0             ; 0             ; 0            ; 0            ; 0         ; 1          ;
; state.SPLIT         ; 0         ; 0           ; 0                   ; 1           ; 0           ; 0             ; 0             ; 0            ; 0            ; 0         ; 1          ;
; state.TIMEOUT_STATE ; 0         ; 0           ; 1                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 0            ; 0         ; 1          ;
; state.FETCH         ; 0         ; 1           ; 0                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 0            ; 0         ; 1          ;
; state.DEQ           ; 1         ; 0           ; 0                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 0            ; 0         ; 1          ;
+---------------------+-----------+-------------+---------------------+-------------+-------------+---------------+---------------+--------------+--------------+-----------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_2|master_port:mp_1|state                                                                                                                              ;
+---------------------+---------------------+-------------+-------------+---------------+---------------+--------------+--------------+-------------+-----------+------------+
; Name                ; state.TIMEOUT_STATE ; state.SPLIT ; state.CLEAN ; state.RD_DATA ; state.WR_DATA ; state.ADDR_2 ; state.ADDR_1 ; state.FETCH ; state.REQ ; state.IDLE ;
+---------------------+---------------------+-------------+-------------+---------------+---------------+--------------+--------------+-------------+-----------+------------+
; state.IDLE          ; 0                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 0            ; 0           ; 0         ; 0          ;
; state.REQ           ; 0                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 0            ; 0           ; 1         ; 1          ;
; state.FETCH         ; 0                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 0            ; 1           ; 0         ; 1          ;
; state.ADDR_1        ; 0                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 1            ; 0           ; 0         ; 1          ;
; state.ADDR_2        ; 0                   ; 0           ; 0           ; 0             ; 0             ; 1            ; 0            ; 0           ; 0         ; 1          ;
; state.WR_DATA       ; 0                   ; 0           ; 0           ; 0             ; 1             ; 0            ; 0            ; 0           ; 0         ; 1          ;
; state.RD_DATA       ; 0                   ; 0           ; 0           ; 1             ; 0             ; 0            ; 0            ; 0           ; 0         ; 1          ;
; state.CLEAN         ; 0                   ; 0           ; 1           ; 0             ; 0             ; 0            ; 0            ; 0           ; 0         ; 1          ;
; state.SPLIT         ; 0                   ; 1           ; 0           ; 0             ; 0             ; 0            ; 0            ; 0           ; 0         ; 1          ;
; state.TIMEOUT_STATE ; 1                   ; 0           ; 0           ; 0             ; 0             ; 0            ; 0            ; 0           ; 0         ; 1          ;
+---------------------+---------------------+-------------+-------------+---------------+---------------+--------------+--------------+-------------+-----------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Register name                                                                                                                               ; Reason for Removal                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; slave_bus_bridge:bb_s|uart_register_out[22,23]                                                                                              ; Stuck at GND due to stuck port data_in        ;
; demo:intf|m1_state[3]                                                                                                                       ; Stuck at VCC due to stuck port data_in        ;
; demo:intf|m2_state[3]                                                                                                                       ; Stuck at VCC due to stuck port data_in        ;
; demo:intf|m1_state[1]                                                                                                                       ; Merged with demo:intf|m1_state[2]             ;
; demo:intf|m2_state[1]                                                                                                                       ; Merged with demo:intf|m2_state[2]             ;
; uart_tx:s_uart_tx|data_r[23]                                                                                                                ; Merged with uart_tx:s_uart_tx|data_r[22]      ;
; uart_rx:s_uart_rx|sampling_cnt[1]                                                                                                           ; Merged with uart_rx:m_uart_rx|sampling_cnt[1] ;
; uart_rx:s_uart_rx|sampling_cnt[0]                                                                                                           ; Merged with uart_rx:m_uart_rx|sampling_cnt[0] ;
; uart_tx:s_uart_tx|data_r[22]                                                                                                                ; Stuck at GND due to stuck port data_in        ;
; arbiter:arb|state~2                                                                                                                         ; Lost fanout                                   ;
; arbiter:arb|state~3                                                                                                                         ; Lost fanout                                   ;
; arbiter:arb|state~4                                                                                                                         ; Lost fanout                                   ;
; slave_bus_bridge:bb_s|state~2                                                                                                               ; Lost fanout                                   ;
; slave_bus_bridge:bb_s|state~3                                                                                                               ; Lost fanout                                   ;
; slave_bus_bridge:bb_s|state~4                                                                                                               ; Lost fanout                                   ;
; slave_port_v2:sp_3|state~2                                                                                                                  ; Lost fanout                                   ;
; slave_port_v2:sp_3|state~3                                                                                                                  ; Lost fanout                                   ;
; slave_port_v2:sp_3|state~4                                                                                                                  ; Lost fanout                                   ;
; slave_port_v2:sp_2|state~2                                                                                                                  ; Lost fanout                                   ;
; slave_port_v2:sp_2|state~3                                                                                                                  ; Lost fanout                                   ;
; slave_port_v2:sp_2|state~4                                                                                                                  ; Lost fanout                                   ;
; slave_port_v2:sp_1|state~2                                                                                                                  ; Lost fanout                                   ;
; slave_port_v2:sp_1|state~3                                                                                                                  ; Lost fanout                                   ;
; slave_port_v2:sp_1|state~4                                                                                                                  ; Lost fanout                                   ;
; bb_master_port:mp_bb|state~2                                                                                                                ; Lost fanout                                   ;
; bb_master_port:mp_bb|state~3                                                                                                                ; Lost fanout                                   ;
; bb_master_port:mp_bb|state~4                                                                                                                ; Lost fanout                                   ;
; bb_master_port:mp_bb|state~5                                                                                                                ; Lost fanout                                   ;
; master_port:mp_1|state~2                                                                                                                    ; Lost fanout                                   ;
; master_port:mp_1|state~3                                                                                                                    ; Lost fanout                                   ;
; master_port:mp_1|state~4                                                                                                                    ; Lost fanout                                   ;
; master_port:mp_1|state~5                                                                                                                    ; Lost fanout                                   ;
; slave_port_v2:sp_3|state.SPLIT                                                                                                              ; Stuck at GND due to stuck port data_in        ;
; slave_port_v2:sp_1|state.SPLIT                                                                                                              ; Stuck at GND due to stuck port data_in        ;
; slave_bus_bridge:bb_s|state.SPLIT                                                                                                           ; Stuck at GND due to stuck port data_in        ;
; master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in        ;
; master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in        ;
; slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in        ;
; slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in        ;
; slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]  ; Stuck at GND due to stuck port data_in        ;
; Total Number of Removed Registers = 41                                                                                                      ;                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                      ;
+---------------------------------------------+---------------------------+----------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------------------+---------------------------+----------------------------------------+
; slave_bus_bridge:bb_s|uart_register_out[22] ; Stuck at GND              ; uart_tx:s_uart_tx|data_r[22]           ;
;                                             ; due to stuck port data_in ;                                        ;
+---------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1243  ;
; Number of registers using Synchronous Clear  ; 187   ;
; Number of registers using Synchronous Load   ; 76    ;
; Number of registers using Asynchronous Clear ; 218   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 901   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; demo:intf|m1_state[2]                                                                                                                                                                                                                                                                                                           ; 6       ;
; demo:intf|m2_state[2]                                                                                                                                                                                                                                                                                                           ; 4       ;
; demo:intf|one_clk_flag                                                                                                                                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 5                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|uart_rx:s_uart_rx|data_r[3]                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_2|FIFO:fifo|rd_ptr[4]                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_2|FIFO:fifo|wr_ptr[1]                                                                                                                                                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |top_2|uart_tx:s_uart_tx|data_r[15]                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|uart_tx:m_uart_tx|data_r[0]                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |top_2|uart_rx:m_uart_rx|data_r[14]                                                                                                                                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |top_2|uart_rx:m_uart_rx|data_tmp_r[15]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|uart_rx:s_uart_rx|data_tmp_r[0]                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_2|uart_rx:m_uart_rx|sig_q[1]                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_2|slave_port_v2:sp_3|read_counter[2]                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_2|slave_port_v2:sp_2|read_counter[1]                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_2|slave_port_v2:sp_1|read_counter[2]                                                                                                                                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|uart_tx:s_uart_tx|clk_cnt[1]                                                                                                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_2|uart_tx:m_uart_tx|clk_cnt[1]                                                                                                                                                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top_2|master_port:mp_1|t_wr_data[1]                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top_2|slave_port_v2:sp_2|counter[3]                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top_2|arbiter:arb|t_count[1]                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top_2|uart_tx:s_uart_tx|data_cnt[4]                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_2|uart_tx:m_uart_tx|data_cnt[0]                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top_2|slave_bus_bridge:bb_s|counter[2]                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top_2|slave_port_v2:sp_3|counter[0]                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |top_2|slave_port_v2:sp_1|counter[0]                                                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_2|uart_rx:s_uart_rx|data_cnt[0]                                                                                                                                                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top_2|uart_rx:m_uart_rx|data_cnt[3]                                                                                                                                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top_2|uart_rx:s_uart_rx|clk_cnt[4]                                                                                                                                                    ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top_2|uart_rx:m_uart_rx|clk_cnt[4]                                                                                                                                                    ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |top_2|uart_tx:s_uart_tx|clk_cnt[9]                                                                                                                                                    ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |top_2|uart_tx:m_uart_tx|clk_cnt[9]                                                                                                                                                    ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_2|master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 36 LEs               ; 32 LEs                 ; Yes        ; |top_2|master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_2|slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_2|slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |top_2|slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_2|master_port:mp_1|t_count[0]                                                                                                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_2|bb_master_port:mp_bb|t_count[2]                                                                                                                                                 ;
; 21:1               ; 7 bits    ; 98 LEs        ; 84 LEs               ; 14 LEs                 ; Yes        ; |top_2|bb_master_port:mp_bb|t_wr_data[2]                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_2|bb_master_port:mp_bb|next_state                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_2|master_port:mp_1|next_state                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_2|arbiter:arb|next_state                                                                                                                                                          ;
; 16:1               ; 17 bits   ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; No         ; |top_2|FIFO:fifo|Mux16                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_2|arbiter:arb|split_owner                                                                                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_2|uart_tx:s_uart_tx|state                                                                                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_2|uart_tx:m_uart_tx|state                                                                                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_2|uart_rx:s_uart_rx|state                                                                                                                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_2|uart_rx:m_uart_rx|state                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:fifo ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 25    ; Signed Integer                ;
; DEPTH          ; 16    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:m_uart_tx ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; DATA_WIDTH     ; 8        ; Signed Integer                     ;
; BAUD_RATE      ; 115200   ; Signed Integer                     ;
; CLK_FREQ       ; 50000000 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:m_uart_rx ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; DATA_WIDTH     ; 25       ; Signed Integer                     ;
; BAUD_RATE      ; 115200   ; Signed Integer                     ;
; CLK_FREQ       ; 50000000 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_port_v2:sp_1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; ADDR_WIDTH     ; 11    ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
; READ_LATENCY   ; 4     ; Signed Integer                         ;
; SPLIT_EN       ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_port_v2:sp_2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
; READ_LATENCY   ; 4     ; Signed Integer                         ;
; SPLIT_EN       ; 1     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_port_v2:sp_3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; ADDR_WIDTH     ; 12    ; Signed Integer                         ;
; DATA_WIDTH     ; 8     ; Signed Integer                         ;
; READ_LATENCY   ; 4     ; Signed Integer                         ;
; SPLIT_EN       ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_bus_bridge:bb_s ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; ADDR_WIDTH     ; 14    ; Signed Integer                            ;
; DATA_WIDTH     ; 8     ; Signed Integer                            ;
; SPLIT_EN       ; 0     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:s_uart_tx ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; DATA_WIDTH     ; 25       ; Signed Integer                     ;
; BAUD_RATE      ; 115200   ; Signed Integer                     ;
; CLK_FREQ       ; 50000000 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:s_uart_rx ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; DATA_WIDTH     ; 8        ; Signed Integer                     ;
; BAUD_RATE      ; 115200   ; Signed Integer                     ;
; CLK_FREQ       ; 50000000 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_1_ram:m1_ram|altsyncram:altsyncram_component     ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 8                                              ; Signed Integer ;
; WIDTHAD_A                          ; 5                                              ; Signed Integer ;
; NUMWORDS_A                         ; 32                                             ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 1                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; ../quartus_project/mem_init_files/master_1.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_6bn1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master_2_ram:m2_ram|altsyncram:altsyncram_component     ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                    ; Untyped        ;
; WIDTH_A                            ; 8                                              ; Signed Integer ;
; WIDTHAD_A                          ; 5                                              ; Signed Integer ;
; NUMWORDS_A                         ; 32                                             ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 1                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; ../quartus_project/mem_init_files/master_2.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_8bn1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_1_ram:s1_ram|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+----------------------------+
; Parameter Name                     ; Value                         ; Type                       ;
+------------------------------------+-------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                    ;
; WIDTH_A                            ; 8                             ; Signed Integer             ;
; WIDTHAD_A                          ; 11                            ; Signed Integer             ;
; NUMWORDS_A                         ; 2048                          ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                    ;
; WIDTH_B                            ; 1                             ; Untyped                    ;
; WIDTHAD_B                          ; 1                             ; Untyped                    ;
; NUMWORDS_B                         ; 1                             ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                    ;
; BYTE_SIZE                          ; 8                             ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                    ;
; INIT_FILE                          ; ../mem_init_files/slave_1.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_nnl1               ; Untyped                    ;
+------------------------------------+-------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_2_ram:s2_ram|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+----------------------------+
; Parameter Name                     ; Value                         ; Type                       ;
+------------------------------------+-------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                    ;
; WIDTH_A                            ; 8                             ; Signed Integer             ;
; WIDTHAD_A                          ; 12                            ; Signed Integer             ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                    ;
; WIDTH_B                            ; 1                             ; Untyped                    ;
; WIDTHAD_B                          ; 1                             ; Untyped                    ;
; NUMWORDS_B                         ; 1                             ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                    ;
; BYTE_SIZE                          ; 8                             ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                    ;
; INIT_FILE                          ; ../mem_init_files/slave_2.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_vnl1               ; Untyped                    ;
+------------------------------------+-------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave_3_ram:s3_ram|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+----------------------------+
; Parameter Name                     ; Value                         ; Type                       ;
+------------------------------------+-------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                    ;
; WIDTH_A                            ; 8                             ; Signed Integer             ;
; WIDTHAD_A                          ; 12                            ; Signed Integer             ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                    ;
; WIDTH_B                            ; 1                             ; Untyped                    ;
; WIDTHAD_B                          ; 1                             ; Untyped                    ;
; NUMWORDS_B                         ; 1                             ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                    ;
; BYTE_SIZE                          ; 8                             ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                    ;
; INIT_FILE                          ; ../mem_init_files/slave_3.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_1ol1               ; Untyped                    ;
+------------------------------------+-------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: arbiter:arb ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; bus_priority   ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 5                                                   ;
; Entity Instance                           ; master_1_ram:m1_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 32                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; master_2_ram:m2_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 32                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; slave_1_ram:s1_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; slave_2_ram:s2_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; slave_3_ram:s3_ram|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 4096                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master_2_ram:m2_ram"                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "address[4..1]" will be connected to GND. ;
; data    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data[7..1]" will be connected to GND.    ;
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[7..1]" have no fanouts                            ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave_bus_bridge:bb_s"                                                                                    ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; split ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave_port_v2:sp_3"                                                                                       ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; split ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slave_port_v2:sp_1"                                                                                       ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; split ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "demo:intf|seg:m1_seg_label" ;
+-----------+-------+----------+-------------------------+
; Port      ; Type  ; Severity ; Details                 ;
+-----------+-------+----------+-------------------------+
; bcd[3..1] ; Input ; Info     ; Stuck at GND            ;
; bcd[0]    ; Input ; Info     ; Stuck at VCC            ;
+-----------+-------+----------+-------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "demo:intf|seg:m2_seg_label" ;
+-----------+-------+----------+-------------------------+
; Port      ; Type  ; Severity ; Details                 ;
+-----------+-------+----------+-------------------------+
; bcd[3..2] ; Input ; Info     ; Stuck at GND            ;
; bcd[1]    ; Input ; Info     ; Stuck at VCC            ;
; bcd[0]    ; Input ; Info     ; Stuck at GND            ;
+-----------+-------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "demo:intf"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; m2_start ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                       ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                 ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------+
; 0              ; M1          ; 8     ; 32    ; Read/Write ; master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated ;
; 1              ; M2          ; 8     ; 32    ; Read/Write ; master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated ;
; 2              ; S1          ; 8     ; 2048  ; Read/Write ; slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated  ;
; 3              ; S2          ; 8     ; 4096  ; Read/Write ; slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated  ;
; 4              ; S3          ; 8     ; 4096  ; Read/Write ; slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated  ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 204                         ;
; cycloneiii_ff         ; 1078                        ;
;     CLR               ; 31                          ;
;     ENA               ; 613                         ;
;     ENA CLR           ; 31                          ;
;     ENA CLR SLD       ; 45                          ;
;     ENA SCLR          ; 72                          ;
;     SCLR              ; 102                         ;
;     SLD               ; 14                          ;
;     plain             ; 170                         ;
; cycloneiii_lcell_comb ; 1649                        ;
;     arith             ; 149                         ;
;         2 data inputs ; 149                         ;
;     normal            ; 1500                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 181                         ;
;         3 data inputs ; 218                         ;
;         4 data inputs ; 1064                        ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Dec  7 16:20:37 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_project -c quartus_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv
    Info (12023): Found entity 1: FIFO File: /home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv
    Info (12023): Found entity 1: bb_master_port File: /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv
    Info (12023): Found entity 1: top_2 File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv
    Info (12023): Found entity 1: slave_bus_bridge File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/demo.sv
    Info (12023): Found entity 1: demo File: /home/dakshina/Projects/ADS/system-bus/rtl/demo.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/seg.v
    Info (12023): Found entity 1: seg File: /home/dakshina/Projects/ADS/system-bus/rtl/seg.v Line: 1
Warning (12019): Can't analyze file -- file ../demo-project/seg.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/top.sv
    Info (12023): Found entity 1: top File: /home/dakshina/Projects/ADS/system-bus/rtl/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv
    Info (12023): Found entity 1: slave_port_v2 File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv
    Info (12023): Found entity 1: arbiter File: /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv
    Info (12023): Found entity 1: master_port File: /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_1_ram.v
    Info (12023): Found entity 1: master_1_ram File: /home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file slave_1_ram.v
    Info (12023): Found entity 1: slave_1_ram File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file slave_2_ram.v
    Info (12023): Found entity 1: slave_2_ram File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file slave_3_ram.v
    Info (12023): Found entity 1: slave_3_ram File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file master_2_ram.v
    Info (12023): Found entity 1: master_2_ram File: /home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at top_2.sv(149): created implicit net for "m2_addr" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 149
Warning (10236): Verilog HDL Implicit Net warning at top_2.sv(347): created implicit net for "m2_rd_data" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 347
Warning (10236): Verilog HDL Implicit Net warning at top_2.sv(348): created implicit net for "m2_wr_en" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 348
Warning (10236): Verilog HDL Implicit Net warning at top_2.sv(349): created implicit net for "m2_wr_data" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 349
Info (12127): Elaborating entity "top_2" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top_2.sv(149): truncated value with size 5 to match size of target (1) File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 149
Info (12128): Elaborating entity "demo" for hierarchy "demo:intf" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 152
Info (12128): Elaborating entity "seg" for hierarchy "demo:intf|seg:m2_seg_state" File: /home/dakshina/Projects/ADS/system-bus/rtl/demo.sv Line: 31
Info (12128): Elaborating entity "master_port" for hierarchy "master_port:mp_1" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 174
Warning (10230): Verilog HDL assignment warning at master_port.sv(87): truncated value with size 32 to match size of target (6) File: /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv Line: 87
Warning (10230): Verilog HDL assignment warning at master_port.sv(90): truncated value with size 32 to match size of target (4) File: /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv Line: 90
Warning (10230): Verilog HDL assignment warning at master_port.sv(95): truncated value with size 32 to match size of target (4) File: /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv Line: 95
Warning (10230): Verilog HDL assignment warning at master_port.sv(100): truncated value with size 32 to match size of target (4) File: /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv Line: 100
Warning (10230): Verilog HDL assignment warning at master_port.sv(105): truncated value with size 32 to match size of target (4) File: /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv Line: 105
Info (10264): Verilog HDL Case Statement information at master_port.sv(74): all case item expressions in this case statement are onehot File: /home/dakshina/Projects/ADS/system-bus/rtl/master_port.sv Line: 74
Info (12128): Elaborating entity "bb_master_port" for hierarchy "bb_master_port:mp_bb" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 195
Warning (10230): Verilog HDL assignment warning at bb_master_port.sv(88): truncated value with size 32 to match size of target (6) File: /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv Line: 88
Warning (10230): Verilog HDL assignment warning at bb_master_port.sv(91): truncated value with size 32 to match size of target (4) File: /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv Line: 91
Warning (10230): Verilog HDL assignment warning at bb_master_port.sv(96): truncated value with size 32 to match size of target (4) File: /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv Line: 96
Warning (10230): Verilog HDL assignment warning at bb_master_port.sv(101): truncated value with size 32 to match size of target (4) File: /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv Line: 101
Warning (10230): Verilog HDL assignment warning at bb_master_port.sv(106): truncated value with size 32 to match size of target (4) File: /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv Line: 106
Info (10264): Verilog HDL Case Statement information at bb_master_port.sv(75): all case item expressions in this case statement are onehot File: /home/dakshina/Projects/ADS/system-bus/rtl/bb_master_port.sv Line: 75
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:fifo" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 208
Warning (10230): Verilog HDL assignment warning at fifo_v2.sv(28): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv Line: 28
Warning (10230): Verilog HDL assignment warning at fifo_v2.sv(32): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/fifo_v2.sv Line: 32
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:m_uart_tx" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 220
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(84): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 84
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(88): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 88
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(94): truncated value with size 32 to match size of target (3) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 94
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(105): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 105
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(110): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 110
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(120): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 120
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(131): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 131
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:m_uart_rx" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 232
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(94): truncated value with size 32 to match size of target (2) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 94
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(131): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 131
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(135): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 135
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(141): truncated value with size 32 to match size of target (6) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 141
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(152): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 152
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(165): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 165
Info (12128): Elaborating entity "slave_port_v2" for hierarchy "slave_port_v2:sp_1" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 251
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(73): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 73
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(78): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 78
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(83): truncated value with size 32 to match size of target (3) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 83
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(87): truncated value with size 32 to match size of target (3) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 87
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(91): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 91
Info (10264): Verilog HDL Case Statement information at slave_port_v2.sv(63): all case item expressions in this case statement are onehot File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 63
Info (12128): Elaborating entity "slave_port_v2" for hierarchy "slave_port_v2:sp_2" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 272
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(73): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 73
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(78): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 78
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(83): truncated value with size 32 to match size of target (3) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 83
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(87): truncated value with size 32 to match size of target (3) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 87
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(91): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 91
Info (10264): Verilog HDL Case Statement information at slave_port_v2.sv(63): all case item expressions in this case statement are onehot File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 63
Info (12128): Elaborating entity "slave_port_v2" for hierarchy "slave_port_v2:sp_3" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 291
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(73): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 73
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(78): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 78
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(83): truncated value with size 32 to match size of target (3) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 83
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(87): truncated value with size 32 to match size of target (3) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 87
Warning (10230): Verilog HDL assignment warning at slave_port_v2.sv(91): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 91
Info (10264): Verilog HDL Case Statement information at slave_port_v2.sv(63): all case item expressions in this case statement are onehot File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_port_v2.sv Line: 63
Info (12128): Elaborating entity "slave_bus_bridge" for hierarchy "slave_bus_bridge:bb_s" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 310
Warning (10230): Verilog HDL assignment warning at slave_bus_bridge.sv(66): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv Line: 66
Warning (10230): Verilog HDL assignment warning at slave_bus_bridge.sv(71): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv Line: 71
Warning (10230): Verilog HDL assignment warning at slave_bus_bridge.sv(90): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv Line: 90
Info (10264): Verilog HDL Case Statement information at slave_bus_bridge.sv(56): all case item expressions in this case statement are onehot File: /home/dakshina/Projects/ADS/system-bus/rtl/slave_bus_bridge.sv Line: 56
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:s_uart_tx" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 322
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(84): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 84
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(88): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 88
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(94): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 94
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(105): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 105
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(110): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 110
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(120): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 120
Warning (10230): Verilog HDL assignment warning at uart_tx.sv(131): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_tx.sv Line: 131
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:s_uart_rx" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 334
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(94): truncated value with size 32 to match size of target (2) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 94
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(131): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 131
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(135): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 135
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(141): truncated value with size 32 to match size of target (4) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 141
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(152): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 152
Warning (10230): Verilog HDL assignment warning at uart_rx.sv(165): truncated value with size 32 to match size of target (10) File: /home/dakshina/Projects/ADS/system-bus/rtl/uart_rx.sv Line: 165
Info (12128): Elaborating entity "master_1_ram" for hierarchy "master_1_ram:m1_ram" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 342
Info (12128): Elaborating entity "altsyncram" for hierarchy "master_1_ram:m1_ram|altsyncram:altsyncram_component" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "master_1_ram:m1_ram|altsyncram:altsyncram_component" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v Line: 86
Info (12133): Instantiated megafunction "master_1_ram:m1_ram|altsyncram:altsyncram_component" with the following parameter: File: /home/dakshina/Projects/ADS/system-bus/quartus_project/master_1_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../quartus_project/mem_init_files/master_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6bn1.tdf
    Info (12023): Found entity 1: altsyncram_6bn1 File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6bn1" for hierarchy "master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated" File: /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bnd2.tdf
    Info (12023): Found entity 1: altsyncram_bnd2 File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_bnd2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bnd2" for hierarchy "master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|altsyncram_bnd2:altsyncram1" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf Line: 38
Info (12133): Instantiated megafunction "master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_6bn1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1295056896"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "master_1_ram:m1_ram|altsyncram:altsyncram_component|altsyncram_6bn1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "master_2_ram" for hierarchy "master_2_ram:m2_ram" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 350
Info (12128): Elaborating entity "altsyncram" for hierarchy "master_2_ram:m2_ram|altsyncram:altsyncram_component" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "master_2_ram:m2_ram|altsyncram:altsyncram_component" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v Line: 86
Info (12133): Instantiated megafunction "master_2_ram:m2_ram|altsyncram:altsyncram_component" with the following parameter: File: /home/dakshina/Projects/ADS/system-bus/quartus_project/master_2_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../quartus_project/mem_init_files/master_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=M2"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8bn1.tdf
    Info (12023): Found entity 1: altsyncram_8bn1 File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8bn1" for hierarchy "master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated" File: /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cnd2.tdf
    Info (12023): Found entity 1: altsyncram_cnd2 File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_cnd2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cnd2" for hierarchy "master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|altsyncram_cnd2:altsyncram1" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf Line: 38
Info (12133): Instantiated megafunction "master_2_ram:m2_ram|altsyncram:altsyncram_component|altsyncram_8bn1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_8bn1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1295122432"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "slave_1_ram" for hierarchy "slave_1_ram:s1_ram" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 358
Info (12128): Elaborating entity "altsyncram" for hierarchy "slave_1_ram:s1_ram|altsyncram:altsyncram_component" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "slave_1_ram:s1_ram|altsyncram:altsyncram_component" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v Line: 86
Info (12133): Instantiated megafunction "slave_1_ram:s1_ram|altsyncram:altsyncram_component" with the following parameter: File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_1_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../mem_init_files/slave_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nnl1.tdf
    Info (12023): Found entity 1: altsyncram_nnl1 File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nnl1" for hierarchy "slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated" File: /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c8c2.tdf
    Info (12023): Found entity 1: altsyncram_c8c2 File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_c8c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c8c2" for hierarchy "slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|altsyncram_c8c2:altsyncram1" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf Line: 38
Info (12133): Instantiated megafunction "slave_1_ram:s1_ram|altsyncram:altsyncram_component|altsyncram_nnl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_nnl1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1395720192"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "slave_2_ram" for hierarchy "slave_2_ram:s2_ram" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 366
Info (12128): Elaborating entity "altsyncram" for hierarchy "slave_2_ram:s2_ram|altsyncram:altsyncram_component" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "slave_2_ram:s2_ram|altsyncram:altsyncram_component" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v Line: 86
Info (12133): Instantiated megafunction "slave_2_ram:s2_ram|altsyncram:altsyncram_component" with the following parameter: File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_2_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../mem_init_files/slave_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S2"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vnl1.tdf
    Info (12023): Found entity 1: altsyncram_vnl1 File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vnl1" for hierarchy "slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated" File: /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p8c2.tdf
    Info (12023): Found entity 1: altsyncram_p8c2 File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_p8c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p8c2" for hierarchy "slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|altsyncram_p8c2:altsyncram1" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf Line: 38
Info (12133): Instantiated megafunction "slave_2_ram:s2_ram|altsyncram:altsyncram_component|altsyncram_vnl1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_vnl1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1395785728"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "slave_3_ram" for hierarchy "slave_3_ram:s3_ram" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 374
Info (12128): Elaborating entity "altsyncram" for hierarchy "slave_3_ram:s3_ram|altsyncram:altsyncram_component" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "slave_3_ram:s3_ram|altsyncram:altsyncram_component" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v Line: 86
Info (12133): Instantiated megafunction "slave_3_ram:s3_ram|altsyncram:altsyncram_component" with the following parameter: File: /home/dakshina/Projects/ADS/system-bus/quartus_project/slave_3_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../mem_init_files/slave_3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S3"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ol1.tdf
    Info (12023): Found entity 1: altsyncram_1ol1 File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1ol1" for hierarchy "slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated" File: /home/dakshina/tools/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8c2.tdf
    Info (12023): Found entity 1: altsyncram_q8c2 File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_q8c2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q8c2" for hierarchy "slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|altsyncram_q8c2:altsyncram1" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf Line: 38
Info (12133): Instantiated megafunction "slave_3_ram:s3_ram|altsyncram:altsyncram_component|altsyncram_1ol1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/altsyncram_1ol1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1395851264"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "arbiter" for hierarchy "arbiter:arb" File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 376
Warning (10230): Verilog HDL assignment warning at arbiter.sv(119): truncated value with size 32 to match size of target (1) File: /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv Line: 119
Warning (10230): Verilog HDL assignment warning at arbiter.sv(120): truncated value with size 32 to match size of target (1) File: /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv Line: 120
Warning (10230): Verilog HDL assignment warning at arbiter.sv(349): truncated value with size 32 to match size of target (1) File: /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv Line: 349
Warning (10230): Verilog HDL assignment warning at arbiter.sv(363): truncated value with size 32 to match size of target (1) File: /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv Line: 363
Warning (10230): Verilog HDL assignment warning at arbiter.sv(367): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv Line: 367
Warning (10230): Verilog HDL assignment warning at arbiter.sv(372): truncated value with size 32 to match size of target (5) File: /home/dakshina/Projects/ADS/system-bus/rtl/arbiter.sv Line: 372
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.12.07.16:20:46 Progress: Loading sld41b58e57/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 262
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/dakshina/Projects/ADS/system-bus/quartus_project/db/ip/sld41b58e57/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/dakshina/Projects/ADS/system-bus/rtl/demo.sv Line: 46
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex1[0]" is stuck at GND File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 18
    Warning (13410): Pin "hex1[1]" is stuck at GND File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 18
    Warning (13410): Pin "hex1[2]" is stuck at VCC File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 18
    Warning (13410): Pin "hex1[3]" is stuck at GND File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 18
    Warning (13410): Pin "hex1[4]" is stuck at GND File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 18
    Warning (13410): Pin "hex1[5]" is stuck at VCC File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 18
    Warning (13410): Pin "hex1[6]" is stuck at GND File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 18
    Warning (13410): Pin "hex3[0]" is stuck at VCC File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 20
    Warning (13410): Pin "hex3[1]" is stuck at GND File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 20
    Warning (13410): Pin "hex3[2]" is stuck at GND File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 20
    Warning (13410): Pin "hex3[3]" is stuck at VCC File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 20
    Warning (13410): Pin "hex3[4]" is stuck at VCC File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 20
    Warning (13410): Pin "hex3[5]" is stuck at VCC File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 20
    Warning (13410): Pin "hex3[6]" is stuck at VCC File: /home/dakshina/Projects/ADS/system-bus/rtl/top_2.sv Line: 20
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/dakshina/Projects/ADS/system-bus/quartus_project/output_files/quartus_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2549 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 2435 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 495 megabytes
    Info: Processing ended: Thu Dec  7 16:20:56 2023
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/dakshina/Projects/ADS/system-bus/quartus_project/output_files/quartus_project.map.smsg.


