{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347414389460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347414389461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 11 21:46:29 2012 " "Processing started: Tue Sep 11 21:46:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347414389461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347414389461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347414389461 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1347414389694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flop " "Found entity 1: d_flop" {  } { { "d_flop.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/d_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347414389799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347414389799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347414389800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347414389800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1347414389881 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state top.v(20) " "Verilog HDL Always Construct warning at top.v(20): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1347414389883 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.I top.v(20) " "Inferred latch for \"next_state.I\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347414389883 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.H top.v(20) " "Inferred latch for \"next_state.H\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347414389883 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.G top.v(20) " "Inferred latch for \"next_state.G\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347414389883 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.F top.v(20) " "Inferred latch for \"next_state.F\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347414389883 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.E top.v(20) " "Inferred latch for \"next_state.E\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347414389883 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.D top.v(20) " "Inferred latch for \"next_state.D\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347414389883 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.C top.v(20) " "Inferred latch for \"next_state.C\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347414389883 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.B top.v(20) " "Inferred latch for \"next_state.B\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347414389883 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.A top.v(20) " "Inferred latch for \"next_state.A\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347414389883 "|top"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347414389933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 11 21:46:29 2012 " "Processing ended: Tue Sep 11 21:46:29 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347414389933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347414389933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347414389933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347414389933 ""}
