Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 10 18:56 2020
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 0000113700000313 : 18927920874259
@@@ mem[    8] = 03f301b300a00f93 : 284573069775736723
@@@ mem[   16] = 0000000010500073 : 273678451
@@@
@@@
@@                  2820 : System halted
@@
@@@ System halted on WFI instruction
@@@
@@
@@  25 cycles / 4 instrs = 6.250000 CPI
@@
@@  240.00 ns total time to execute
@@

$finish called from file "testbench/testbench.sv", line 266.
$finish at simulation time                 3820
           V C S   S i m u l a t i o n   R e p o r t 
Time: 382000 ps
CPU Time:      0.330 seconds;       Data structure size:   0.1Mb
Fri Apr 10 18:56:52 2020
