{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 20:23:26 2015 " "Info: Processing started: Fri May 15 20:23:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projekt -c Projekt --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projekt -c Projekt --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "regosm\[15\] " "Info: Detected ripple clock \"regosm\[15\]\" as buffer" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 89 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regosm\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hz_k " "Info: Detected ripple clock \"hz_k\" as buffer" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "hz_k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hz " "Info: Detected ripple clock \"hz\" as buffer" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register keyseg\[3\] register cislo5\[7\] 89.83 MHz 11.132 ns Internal " "Info: Clock \"clk\" has Internal fmax of 89.83 MHz between source register \"keyseg\[3\]\" and destination register \"cislo5\[7\]\" (period= 11.132 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.969 ns + Longest register register " "Info: + Longest register to register delay is 10.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyseg\[3\] 1 REG LCFF_X15_Y6_N29 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y6_N29; Fanout = 6; REG Node = 'keyseg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyseg[3] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.202 ns) 1.721 ns Equal3~0 2 COMB LCCOMB_X14_Y6_N12 83 " "Info: 2: + IC(1.519 ns) + CELL(0.202 ns) = 1.721 ns; Loc. = LCCOMB_X14_Y6_N12; Fanout = 83; COMB Node = 'Equal3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { keyseg[3] Equal3~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.651 ns) 2.798 ns index~11 3 COMB LCCOMB_X14_Y6_N6 162 " "Info: 3: + IC(0.426 ns) + CELL(0.651 ns) = 2.798 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 162; COMB Node = 'index~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { Equal3~0 index~11 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.624 ns) 4.621 ns Mux160~1 4 COMB LCCOMB_X15_Y6_N28 2 " "Info: 4: + IC(1.199 ns) + CELL(0.624 ns) = 4.621 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 2; COMB Node = 'Mux160~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { index~11 Mux160~1 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.366 ns) 6.477 ns Mux160~7 5 COMB LCCOMB_X15_Y6_N10 2 " "Info: 5: + IC(1.490 ns) + CELL(0.366 ns) = 6.477 ns; Loc. = LCCOMB_X15_Y6_N10; Fanout = 2; COMB Node = 'Mux160~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { Mux160~1 Mux160~7 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.206 ns) 8.180 ns cislo5~45 6 COMB LCCOMB_X14_Y7_N16 1 " "Info: 6: + IC(1.497 ns) + CELL(0.206 ns) = 8.180 ns; Loc. = LCCOMB_X14_Y7_N16; Fanout = 1; COMB Node = 'cislo5~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { Mux160~7 cislo5~45 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.651 ns) 9.235 ns cislo5~46 7 COMB LCCOMB_X14_Y7_N10 2 " "Info: 7: + IC(0.404 ns) + CELL(0.651 ns) = 9.235 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 2; COMB Node = 'cislo5~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { cislo5~45 cislo5~46 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 9.813 ns cislo5~47 8 COMB LCCOMB_X14_Y7_N12 1 " "Info: 8: + IC(0.372 ns) + CELL(0.206 ns) = 9.813 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 1; COMB Node = 'cislo5~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { cislo5~46 cislo5~47 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 10.861 ns cislo5\[7\]~6 9 COMB LCCOMB_X14_Y7_N26 1 " "Info: 9: + IC(0.397 ns) + CELL(0.651 ns) = 10.861 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 1; COMB Node = 'cislo5\[7\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { cislo5~47 cislo5[7]~6 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.969 ns cislo5\[7\] 10 REG LCFF_X14_Y7_N27 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 10.969 ns; Loc. = LCFF_X14_Y7_N27; Fanout = 2; REG Node = 'cislo5\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cislo5[7]~6 cislo5[7] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.665 ns ( 33.41 % ) " "Info: Total cell delay = 3.665 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.304 ns ( 66.59 % ) " "Info: Total interconnect delay = 7.304 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.969 ns" { keyseg[3] Equal3~0 index~11 Mux160~1 Mux160~7 cislo5~45 cislo5~46 cislo5~47 cislo5[7]~6 cislo5[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.969 ns" { keyseg[3] {} Equal3~0 {} index~11 {} Mux160~1 {} Mux160~7 {} cislo5~45 {} cislo5~46 {} cislo5~47 {} cislo5[7]~6 {} cislo5[7] {} } { 0.000ns 1.519ns 0.426ns 1.199ns 1.490ns 1.497ns 0.404ns 0.372ns 0.397ns 0.000ns } { 0.000ns 0.202ns 0.651ns 0.624ns 0.366ns 0.206ns 0.651ns 0.206ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.101 ns - Smallest " "Info: - Smallest clock skew is 0.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.563 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.970 ns) 3.829 ns hz 2 REG LCFF_X7_Y11_N25 2 " "Info: 2: + IC(1.759 ns) + CELL(0.970 ns) = 3.829 ns; Loc. = LCFF_X7_Y11_N25; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk hz } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.000 ns) 6.082 ns hz~clkctrl 3 COMB CLKCTRL_G5 115 " "Info: 3: + IC(2.253 ns) + CELL(0.000 ns) = 6.082 ns; Loc. = CLKCTRL_G5; Fanout = 115; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { hz hz~clkctrl } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 7.563 ns cislo5\[7\] 4 REG LCFF_X14_Y7_N27 2 " "Info: 4: + IC(0.815 ns) + CELL(0.666 ns) = 7.563 ns; Loc. = LCFF_X14_Y7_N27; Fanout = 2; REG Node = 'cislo5\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { hz~clkctrl cislo5[7] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.18 % ) " "Info: Total cell delay = 2.736 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.827 ns ( 63.82 % ) " "Info: Total interconnect delay = 4.827 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.563 ns" { clk hz hz~clkctrl cislo5[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.563 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo5[7] {} } { 0.000ns 0.000ns 1.759ns 2.253ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.462 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.970 ns) 3.829 ns hz_k 2 REG LCFF_X7_Y11_N1 2 " "Info: 2: + IC(1.759 ns) + CELL(0.970 ns) = 3.829 ns; Loc. = LCFF_X7_Y11_N1; Fanout = 2; REG Node = 'hz_k'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk hz_k } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.156 ns) + CELL(0.000 ns) 5.985 ns hz_k~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(2.156 ns) + CELL(0.000 ns) = 5.985 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'hz_k~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { hz_k hz_k~clkctrl } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 7.462 ns keyseg\[3\] 4 REG LCFF_X15_Y6_N29 6 " "Info: 4: + IC(0.811 ns) + CELL(0.666 ns) = 7.462 ns; Loc. = LCFF_X15_Y6_N29; Fanout = 6; REG Node = 'keyseg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { hz_k~clkctrl keyseg[3] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.67 % ) " "Info: Total cell delay = 2.736 ns ( 36.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.726 ns ( 63.33 % ) " "Info: Total interconnect delay = 4.726 ns ( 63.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { clk hz_k hz_k~clkctrl keyseg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { clk {} clk~combout {} hz_k {} hz_k~clkctrl {} keyseg[3] {} } { 0.000ns 0.000ns 1.759ns 2.156ns 0.811ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.563 ns" { clk hz hz~clkctrl cislo5[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.563 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo5[7] {} } { 0.000ns 0.000ns 1.759ns 2.253ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { clk hz_k hz_k~clkctrl keyseg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { clk {} clk~combout {} hz_k {} hz_k~clkctrl {} keyseg[3] {} } { 0.000ns 0.000ns 1.759ns 2.156ns 0.811ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.969 ns" { keyseg[3] Equal3~0 index~11 Mux160~1 Mux160~7 cislo5~45 cislo5~46 cislo5~47 cislo5[7]~6 cislo5[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.969 ns" { keyseg[3] {} Equal3~0 {} index~11 {} Mux160~1 {} Mux160~7 {} cislo5~45 {} cislo5~46 {} cislo5~47 {} cislo5[7]~6 {} cislo5[7] {} } { 0.000ns 1.519ns 0.426ns 1.199ns 1.490ns 1.497ns 0.404ns 0.372ns 0.397ns 0.000ns } { 0.000ns 0.202ns 0.651ns 0.624ns 0.366ns 0.206ns 0.651ns 0.206ns 0.651ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.563 ns" { clk hz hz~clkctrl cislo5[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.563 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo5[7] {} } { 0.000ns 0.000ns 1.759ns 2.253ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { clk hz_k hz_k~clkctrl keyseg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { clk {} clk~combout {} hz_k {} hz_k~clkctrl {} keyseg[3] {} } { 0.000ns 0.000ns 1.759ns 2.156ns 0.811ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cislo5\[7\] keyboardread1 clk 13.995 ns register " "Info: tsu for register \"cislo5\[7\]\" (data pin = \"keyboardread1\", clock pin = \"clk\") is 13.995 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.598 ns + Longest pin register " "Info: + Longest pin to register delay is 21.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns keyboardread1 1 PIN PIN_42 29 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_42; Fanout = 29; PIN Node = 'keyboardread1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboardread1 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.107 ns) + CELL(0.370 ns) 9.431 ns index~10 2 COMB LCCOMB_X19_Y5_N16 47 " "Info: 2: + IC(8.107 ns) + CELL(0.370 ns) = 9.431 ns; Loc. = LCCOMB_X19_Y5_N16; Fanout = 47; COMB Node = 'index~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.477 ns" { keyboardread1 index~10 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.373 ns) + CELL(0.623 ns) 13.427 ns index~11 3 COMB LCCOMB_X14_Y6_N6 162 " "Info: 3: + IC(3.373 ns) + CELL(0.623 ns) = 13.427 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 162; COMB Node = 'index~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.996 ns" { index~10 index~11 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.624 ns) 15.250 ns Mux160~1 4 COMB LCCOMB_X15_Y6_N28 2 " "Info: 4: + IC(1.199 ns) + CELL(0.624 ns) = 15.250 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 2; COMB Node = 'Mux160~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { index~11 Mux160~1 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.366 ns) 17.106 ns Mux160~7 5 COMB LCCOMB_X15_Y6_N10 2 " "Info: 5: + IC(1.490 ns) + CELL(0.366 ns) = 17.106 ns; Loc. = LCCOMB_X15_Y6_N10; Fanout = 2; COMB Node = 'Mux160~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.856 ns" { Mux160~1 Mux160~7 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.206 ns) 18.809 ns cislo5~45 6 COMB LCCOMB_X14_Y7_N16 1 " "Info: 6: + IC(1.497 ns) + CELL(0.206 ns) = 18.809 ns; Loc. = LCCOMB_X14_Y7_N16; Fanout = 1; COMB Node = 'cislo5~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { Mux160~7 cislo5~45 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.651 ns) 19.864 ns cislo5~46 7 COMB LCCOMB_X14_Y7_N10 2 " "Info: 7: + IC(0.404 ns) + CELL(0.651 ns) = 19.864 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 2; COMB Node = 'cislo5~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { cislo5~45 cislo5~46 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 20.442 ns cislo5~47 8 COMB LCCOMB_X14_Y7_N12 1 " "Info: 8: + IC(0.372 ns) + CELL(0.206 ns) = 20.442 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 1; COMB Node = 'cislo5~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { cislo5~46 cislo5~47 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 21.490 ns cislo5\[7\]~6 9 COMB LCCOMB_X14_Y7_N26 1 " "Info: 9: + IC(0.397 ns) + CELL(0.651 ns) = 21.490 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 1; COMB Node = 'cislo5\[7\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { cislo5~47 cislo5[7]~6 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 21.598 ns cislo5\[7\] 10 REG LCFF_X14_Y7_N27 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 21.598 ns; Loc. = LCFF_X14_Y7_N27; Fanout = 2; REG Node = 'cislo5\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cislo5[7]~6 cislo5[7] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.759 ns ( 22.03 % ) " "Info: Total cell delay = 4.759 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.839 ns ( 77.97 % ) " "Info: Total interconnect delay = 16.839 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.598 ns" { keyboardread1 index~10 index~11 Mux160~1 Mux160~7 cislo5~45 cislo5~46 cislo5~47 cislo5[7]~6 cislo5[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.598 ns" { keyboardread1 {} keyboardread1~combout {} index~10 {} index~11 {} Mux160~1 {} Mux160~7 {} cislo5~45 {} cislo5~46 {} cislo5~47 {} cislo5[7]~6 {} cislo5[7] {} } { 0.000ns 0.000ns 8.107ns 3.373ns 1.199ns 1.490ns 1.497ns 0.404ns 0.372ns 0.397ns 0.000ns } { 0.000ns 0.954ns 0.370ns 0.623ns 0.624ns 0.366ns 0.206ns 0.651ns 0.206ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.563 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.970 ns) 3.829 ns hz 2 REG LCFF_X7_Y11_N25 2 " "Info: 2: + IC(1.759 ns) + CELL(0.970 ns) = 3.829 ns; Loc. = LCFF_X7_Y11_N25; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk hz } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.000 ns) 6.082 ns hz~clkctrl 3 COMB CLKCTRL_G5 115 " "Info: 3: + IC(2.253 ns) + CELL(0.000 ns) = 6.082 ns; Loc. = CLKCTRL_G5; Fanout = 115; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { hz hz~clkctrl } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 7.563 ns cislo5\[7\] 4 REG LCFF_X14_Y7_N27 2 " "Info: 4: + IC(0.815 ns) + CELL(0.666 ns) = 7.563 ns; Loc. = LCFF_X14_Y7_N27; Fanout = 2; REG Node = 'cislo5\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { hz~clkctrl cislo5[7] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.18 % ) " "Info: Total cell delay = 2.736 ns ( 36.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.827 ns ( 63.82 % ) " "Info: Total interconnect delay = 4.827 ns ( 63.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.563 ns" { clk hz hz~clkctrl cislo5[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.563 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo5[7] {} } { 0.000ns 0.000ns 1.759ns 2.253ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.598 ns" { keyboardread1 index~10 index~11 Mux160~1 Mux160~7 cislo5~45 cislo5~46 cislo5~47 cislo5[7]~6 cislo5[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.598 ns" { keyboardread1 {} keyboardread1~combout {} index~10 {} index~11 {} Mux160~1 {} Mux160~7 {} cislo5~45 {} cislo5~46 {} cislo5~47 {} cislo5[7]~6 {} cislo5[7] {} } { 0.000ns 0.000ns 8.107ns 3.373ns 1.199ns 1.490ns 1.497ns 0.404ns 0.372ns 0.397ns 0.000ns } { 0.000ns 0.954ns 0.370ns 0.623ns 0.624ns 0.366ns 0.206ns 0.651ns 0.206ns 0.651ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.563 ns" { clk hz hz~clkctrl cislo5[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.563 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo5[7] {} } { 0.000ns 0.000ns 1.759ns 2.253ns 0.815ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segment\[7\] cislo3\[7\] 22.469 ns register " "Info: tco from clock \"clk\" to destination pin \"segment\[7\]\" through register \"cislo3\[7\]\" is 22.469 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.575 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.970 ns) 3.829 ns hz 2 REG LCFF_X7_Y11_N25 2 " "Info: 2: + IC(1.759 ns) + CELL(0.970 ns) = 3.829 ns; Loc. = LCFF_X7_Y11_N25; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk hz } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.000 ns) 6.082 ns hz~clkctrl 3 COMB CLKCTRL_G5 115 " "Info: 3: + IC(2.253 ns) + CELL(0.000 ns) = 6.082 ns; Loc. = CLKCTRL_G5; Fanout = 115; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { hz hz~clkctrl } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 7.575 ns cislo3\[7\] 4 REG LCFF_X13_Y6_N27 2 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 7.575 ns; Loc. = LCFF_X13_Y6_N27; Fanout = 2; REG Node = 'cislo3\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { hz~clkctrl cislo3[7] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.12 % ) " "Info: Total cell delay = 2.736 ns ( 36.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.839 ns ( 63.88 % ) " "Info: Total interconnect delay = 4.839 ns ( 63.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.575 ns" { clk hz hz~clkctrl cislo3[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.575 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo3[7] {} } { 0.000ns 0.000ns 1.759ns 2.253ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.590 ns + Longest register pin " "Info: + Longest register to pin delay is 14.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cislo3\[7\] 1 REG LCFF_X13_Y6_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N27; Fanout = 2; REG Node = 'cislo3\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cislo3[7] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.167 ns) + CELL(0.623 ns) 2.790 ns Mux256~15 2 COMB LCCOMB_X18_Y9_N30 1 " "Info: 2: + IC(2.167 ns) + CELL(0.623 ns) = 2.790 ns; Loc. = LCCOMB_X18_Y9_N30; Fanout = 1; COMB Node = 'Mux256~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { cislo3[7] Mux256~15 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 4.100 ns Mux256~16 3 COMB LCCOMB_X18_Y6_N2 1 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 4.100 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 1; COMB Node = 'Mux256~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { Mux256~15 Mux256~16 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.616 ns) 5.782 ns Mux256~9 4 COMB LCCOMB_X19_Y7_N0 1 " "Info: 4: + IC(1.066 ns) + CELL(0.616 ns) = 5.782 ns; Loc. = LCCOMB_X19_Y7_N0; Fanout = 1; COMB Node = 'Mux256~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { Mux256~16 Mux256~9 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.624 ns) 7.905 ns Mux256~13 5 COMB LCCOMB_X15_Y9_N28 1 " "Info: 5: + IC(1.499 ns) + CELL(0.624 ns) = 7.905 ns; Loc. = LCCOMB_X15_Y9_N28; Fanout = 1; COMB Node = 'Mux256~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { Mux256~9 Mux256~13 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.651 ns) 9.618 ns Mux256~14 6 COMB LCCOMB_X15_Y9_N22 1 " "Info: 6: + IC(1.062 ns) + CELL(0.651 ns) = 9.618 ns; Loc. = LCCOMB_X15_Y9_N22; Fanout = 1; COMB Node = 'Mux256~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { Mux256~13 Mux256~14 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(3.236 ns) 14.590 ns segment\[7\] 7 PIN PIN_60 0 " "Info: 7: + IC(1.736 ns) + CELL(3.236 ns) = 14.590 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'segment\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.972 ns" { Mux256~14 segment[7] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.956 ns ( 40.82 % ) " "Info: Total cell delay = 5.956 ns ( 40.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.634 ns ( 59.18 % ) " "Info: Total interconnect delay = 8.634 ns ( 59.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.590 ns" { cislo3[7] Mux256~15 Mux256~16 Mux256~9 Mux256~13 Mux256~14 segment[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.590 ns" { cislo3[7] {} Mux256~15 {} Mux256~16 {} Mux256~9 {} Mux256~13 {} Mux256~14 {} segment[7] {} } { 0.000ns 2.167ns 1.104ns 1.066ns 1.499ns 1.062ns 1.736ns } { 0.000ns 0.623ns 0.206ns 0.616ns 0.624ns 0.651ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.575 ns" { clk hz hz~clkctrl cislo3[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.575 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} cislo3[7] {} } { 0.000ns 0.000ns 1.759ns 2.253ns 0.827ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.590 ns" { cislo3[7] Mux256~15 Mux256~16 Mux256~9 Mux256~13 Mux256~14 segment[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.590 ns" { cislo3[7] {} Mux256~15 {} Mux256~16 {} Mux256~9 {} Mux256~13 {} Mux256~14 {} segment[7] {} } { 0.000ns 2.167ns 1.104ns 1.066ns 1.499ns 1.062ns 1.736ns } { 0.000ns 0.623ns 0.206ns 0.616ns 0.624ns 0.651ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem\[0\]\[1\] keyboardread2 clk -0.757 ns register " "Info: th for register \"mem\[0\]\[1\]\" (data pin = \"keyboardread2\", clock pin = \"clk\") is -0.757 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.582 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.759 ns) + CELL(0.970 ns) 3.829 ns hz 2 REG LCFF_X7_Y11_N25 2 " "Info: 2: + IC(1.759 ns) + CELL(0.970 ns) = 3.829 ns; Loc. = LCFF_X7_Y11_N25; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { clk hz } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.000 ns) 6.082 ns hz~clkctrl 3 COMB CLKCTRL_G5 115 " "Info: 3: + IC(2.253 ns) + CELL(0.000 ns) = 6.082 ns; Loc. = CLKCTRL_G5; Fanout = 115; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { hz hz~clkctrl } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 7.582 ns mem\[0\]\[1\] 4 REG LCFF_X8_Y5_N17 10 " "Info: 4: + IC(0.834 ns) + CELL(0.666 ns) = 7.582 ns; Loc. = LCFF_X8_Y5_N17; Fanout = 10; REG Node = 'mem\[0\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { hz~clkctrl mem[0][1] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.09 % ) " "Info: Total cell delay = 2.736 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.846 ns ( 63.91 % ) " "Info: Total interconnect delay = 4.846 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { clk hz hz~clkctrl mem[0][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} mem[0][1] {} } { 0.000ns 0.000ns 1.759ns 2.253ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.645 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns keyboardread2 1 PIN PIN_41 36 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 36; PIN Node = 'keyboardread2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboardread2 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.932 ns) + CELL(0.651 ns) 8.537 ns mem~141 2 COMB LCCOMB_X8_Y5_N16 1 " "Info: 2: + IC(6.932 ns) + CELL(0.651 ns) = 8.537 ns; Loc. = LCCOMB_X8_Y5_N16; Fanout = 1; COMB Node = 'mem~141'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.583 ns" { keyboardread2 mem~141 } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.645 ns mem\[0\]\[1\] 3 REG LCFF_X8_Y5_N17 10 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.645 ns; Loc. = LCFF_X8_Y5_N17; Fanout = 10; REG Node = 'mem\[0\]\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { mem~141 mem[0][1] } "NODE_NAME" } } { "Projekt.vhd" "" { Text "D:/xA/CST/Projekt/Projekt.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.713 ns ( 19.81 % ) " "Info: Total cell delay = 1.713 ns ( 19.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.932 ns ( 80.19 % ) " "Info: Total interconnect delay = 6.932 ns ( 80.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.645 ns" { keyboardread2 mem~141 mem[0][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.645 ns" { keyboardread2 {} keyboardread2~combout {} mem~141 {} mem[0][1] {} } { 0.000ns 0.000ns 6.932ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { clk hz hz~clkctrl mem[0][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} mem[0][1] {} } { 0.000ns 0.000ns 1.759ns 2.253ns 0.834ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.645 ns" { keyboardread2 mem~141 mem[0][1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.645 ns" { keyboardread2 {} keyboardread2~combout {} mem~141 {} mem[0][1] {} } { 0.000ns 0.000ns 6.932ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 20:23:27 2015 " "Info: Processing ended: Fri May 15 20:23:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
