// Seed: 1680449065
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  final $display(1, 1, id_4 ~^ 0, 1);
  if (1) logic [7:0] id_5;
  else assign id_5[1'b0] = id_4;
  wire id_6;
  module_0(
      id_6, id_3
  ); id_7(
      .product(id_2 - ""), .id_0(id_2), .id_1(id_2++), .id_2(1)
  );
endmodule
