#![allow(unused)]

pub const ANALOG_ADDR: u16 = 0x48;

pub const ADS1115_CONVERSION: u8 = 0x0;
pub const ADS1115_CONFIG: u8 = 0x1;
pub const ADS1115_LO_THRESH: u8 = 0x2;
pub const ADS1115_HI_THRESH: u8 = 0x3;

pub const ADS1115_CONFIG_OS_BIT: u8 = 15;

pub const ADS1115_CONFIG_MUX_BIT: u8 = 12;
pub const ADS1115_CONFIG_MUX_LEN: u8 = 3;
pub const ADS1115_CONFIG_MUX_AIN0_AIN1_VAL: u16 = 0b000;
pub const ADS1115_CONFIG_MUX_AIN0_AIN3_VAL: u16 = 0b001;
pub const ADS1115_CONFIG_MUX_AIN1_AIN3_VAL: u16 = 0b010;
pub const ADS1115_CONFIG_MUX_AIN2_AIN3_VAL: u16 = 0b011;
pub const ADS1115_CONFIG_MUX_AIN0_GND_VAL: u16 = 0b100;
pub const ADS1115_CONFIG_MUX_AIN1_GND_VAL: u16 = 0b101;
pub const ADS1115_CONFIG_MUX_AIN2_GND_VAL: u16 = 0b110;
pub const ADS1115_CONFIG_MUX_AIN3_GND_VAL: u16 = 0b111;

pub const ADS1115_CONFIG_PGA_BIT: u8 = 9;
pub const ADS1115_CONFIG_PGA_LEN: u8 = 3;
pub const ADS1115_CONFIG_PGA_FSR_6_144_VAL: u16 = 0b000;
pub const ADS1115_CONFIG_PGA_FSR_4_096_VAL: u16 = 0b001;
pub const ADS1115_CONFIG_PGA_FSR_2_048_VAL: u16 = 0b010;
pub const ADS1115_CONFIG_PGA_FSR_1_024_VAL: u16 = 0b011;
pub const ADS1115_CONFIG_PGA_FSR_0_512_VAL: u16 = 0b100;
pub const ADS1115_CONFIG_PGA_FSR_0_256_VAL: u16 = 0b101;
pub const ADS1115_CONFIG_PGA_FSR_0_256_1_VAL: u16 = 0b110;
pub const ADS1115_CONFIG_PGA_FSR_0_256_2_VAL: u16 = 0b111;

pub const ADS1115_CONFIG_MODE_BIT: u8 = 8;

pub const ADS1115_CONFIG_DR_BIT: u8 = 5;
pub const ADS1115_CONFIG_DR_LEN: u8 = 3;
pub const ADS1115_CONFIG_DR_8_VAL: u16 = 0b000;
pub const ADS1115_CONFIG_DR_16_VAL: u16 = 0b001;
pub const ADS1115_CONFIG_DR_32_VAL: u16 = 0b010;
pub const ADS1115_CONFIG_DR_64_VAL: u16 = 0b011;
pub const ADS1115_CONFIG_DR_128_VAL: u16 = 0b100;
pub const ADS1115_CONFIG_DR_250_VAL: u16 = 0b101;
pub const ADS1115_CONFIG_DR_475_VAL: u16 = 0b110;
pub const ADS1115_CONFIG_DR_860_VAL: u16 = 0b111;
