$date
	Tue Oct  5 22:40:26 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_up_down_tb $end
$var wire 2 ! count [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ up_down $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ up_down $end
$var reg 2 % count [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
1$
1#
0"
bx !
$end
#5
b0 !
b0 %
1"
#10
0"
0$
#15
1"
#20
0"
0#
#25
b11 !
b11 %
1"
#30
0"
#35
b10 !
b10 %
1"
#40
0"
#45
b1 !
b1 %
1"
#50
0"
#55
b0 !
b0 %
1"
#60
0"
#65
b11 !
b11 %
1"
#70
0"
#75
b10 !
b10 %
1"
#80
0"
#85
b1 !
b1 %
1"
#90
0"
#95
b0 !
b0 %
1"
#100
0"
#105
b11 !
b11 %
1"
#110
0"
#115
b10 !
b10 %
1"
#120
0"
#125
b1 !
b1 %
1"
#130
0"
#135
b0 !
b0 %
1"
#140
0"
#145
b11 !
b11 %
1"
#150
0"
#155
b10 !
b10 %
1"
#160
0"
#165
b1 !
b1 %
1"
#170
0"
1$
#175
b10 !
b10 %
1"
#180
0"
#185
b11 !
b11 %
1"
#190
0"
#195
b0 !
b0 %
1"
#200
0"
#205
b1 !
b1 %
1"
#210
0"
#215
b10 !
b10 %
1"
#220
0"
#225
b11 !
b11 %
1"
#230
0"
#235
b0 !
b0 %
1"
#240
0"
#245
b1 !
b1 %
1"
#250
0"
#255
b10 !
b10 %
1"
#260
0"
#265
b11 !
b11 %
1"
#270
0"
#275
b0 !
b0 %
1"
#280
0"
#285
b1 !
b1 %
1"
#290
0"
#295
b10 !
b10 %
1"
#300
0"
#305
b11 !
b11 %
1"
#310
0"
#315
b0 !
b0 %
1"
#320
0"
1#
#325
1"
#330
0"
#335
1"
#340
0"
0$
#345
1"
#350
0"
