
Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell cap_mim_2f0_m4m5_noshield and Circuit 2 cell cap_mim_2f0fF are black boxes.
Warning: Equate pins:  cell cap_mim_2f0_m4m5_noshield is a placeholder, treated as a black box.
Warning: Equate pins:  cell cap_mim_2f0fF is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: cap_mim_2f0_m4m5_noshield       |Circuit 2: cap_mim_2f0fF                   
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cap_mim_2f0_m4m5_noshield and cap_mim_2f0fF are equivalent.
Flattening unmatched subcell nfet$3 in circuit not (0)(1 instance)
Flattening unmatched subcell pfet$1 in circuit not (0)(1 instance)

Subcircuit summary:
Circuit 1: not                             |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
nfet_03v3 (1)                              |nfet_03v3 (1)                              
pfet_03v3 (1)                              |pfet_03v3 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: not                             |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes not and not are equivalent.
Flattening unmatched subcell pfet$4 in circuit nand (0)(1 instance)
Flattening unmatched subcell nfet$5 in circuit nand (0)(1 instance)
Flattening unmatched subcell pfet$3 in circuit nand (0)(1 instance)
Flattening unmatched subcell nfet$4 in circuit nand (0)(1 instance)

Subcircuit summary:
Circuit 1: nand                            |Circuit 2: nand                            
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (2)                              |nfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nand                            |Circuit 2: nand                            
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
Z                                          |Z                                          
vss                                        |vss                                        
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nand and nand are equivalent.
Flattening unmatched subcell pfet in circuit ota_1stage$1 (0)(2 instances)
Flattening unmatched subcell nfet$1 in circuit ota_1stage$1 (0)(2 instances)
Flattening unmatched subcell nfet in circuit ota_1stage$1 (0)(1 instance)
Flattening unmatched subcell nfet$2 in circuit ota_1stage$1 (0)(2 instances)

Subcircuit summary:
Circuit 1: ota_1stage$1                    |Circuit 2: ota_1stage                      
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (5)                              |nfet_03v3 (5)                              
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ota_1stage$1                    |Circuit 2: ota_1stage                      
-------------------------------------------|-------------------------------------------
vp                                         |vp                                         
vn                                         |vn                                         
vss                                        |vss                                        
vout                                       |vout                                       
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ota_1stage$1 and ota_1stage are equivalent.
Flattening unmatched subcell nfet$9 in circuit nvdiv (0)(1 instance)
Flattening unmatched subcell nfet$7 in circuit nvdiv (0)(2 instances)
Flattening unmatched subcell nfet$8 in circuit nvdiv (0)(1 instance)
Flattening unmatched subcell nfet$6 in circuit nvdiv (0)(3 instances)

Subcircuit summary:
Circuit 1: nvdiv                           |Circuit 2: nvdiv                           
-------------------------------------------|-------------------------------------------
nfet_03v3 (7)                              |nfet_03v3 (7)                              
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nvdiv                           |Circuit 2: nvdiv                           
-------------------------------------------|-------------------------------------------
vspike_up                                  |vspike_up                                  
vres                                       |vres                                       
vspike_down                                |vspike_down                                
vref                                       |vref                                       
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nvdiv and nvdiv are equivalent.
Flattening unmatched subcell pfet$7 in circuit not$1 (0)(1 instance)
Flattening unmatched subcell nfet$12 in circuit not$1 (0)(1 instance)

Subcircuit summary:
Circuit 1: not$1                           |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
pfet_03v3 (1)                              |pfet_03v3 (1)                              
nfet_03v3 (1)                              |nfet_03v3 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: not$1                           |Circuit 2: not                             
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes not$1 and not are equivalent.
Flattening unmatched subcell pfet$6 in circuit switch$1 (0)(2 instances)
Flattening unmatched subcell nfet$11 in circuit switch$1 (0)(2 instances)

Flattening instances of not in cell switch (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: switch$1                        |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (2)                              |nfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch$1                        |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
cntrl                                      |cntrl                                      
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch$1 and switch are equivalent.
Flattening unmatched subcell cap_mim in circuit monostable (0)(2 instances)
Flattening unmatched subcell nfet$18 in circuit monostable (0)(2 instances)

Subcircuit summary:
Circuit 1: monostable                      |Circuit 2: monostable                      
-------------------------------------------|-------------------------------------------
cap_mim_2f0_m4m5_noshield (2)              |cap_mim_2f0fF (2)                          
nfet_03v3 (2)                              |nfet_03v3 (2)                              
not (4)                                    |not (4)                                    
nand (2)                                   |nand (2)                                   
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: monostable                      |Circuit 2: monostable                      
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
vin                                        |vin                                        
phi_2                                      |phi_2                                      
vss                                        |vss                                        
vres                                       |vres                                       
phi_1                                      |phi_1                                      
vneg                                       |vneg                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes monostable and monostable are equivalent.
Flattening unmatched subcell nfet$13 in circuit nor (0)(1 instance)
Flattening unmatched subcell pfet$10 in circuit nor (0)(1 instance)
Flattening unmatched subcell pfet$9 in circuit nor (0)(1 instance)
Flattening unmatched subcell nfet$14 in circuit nor (0)(1 instance)

Subcircuit summary:
Circuit 1: nor                             |Circuit 2: nor                             
-------------------------------------------|-------------------------------------------
nfet_03v3 (2)                              |nfet_03v3 (2)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nor                             |Circuit 2: nor                             
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
Z                                          |Z                                          
B                                          |B                                          
A                                          |A                                          
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nor and nor are equivalent.
Flattening unmatched subcell pfet$5 in circuit conmutator$1 (0)(3 instances)
Flattening unmatched subcell nfet$10 in circuit conmutator$1 (0)(3 instances)

Flattening instances of not in cell conmutator (1) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: conmutator$1                    |Circuit 2: conmutator                      
-------------------------------------------|-------------------------------------------
pfet_03v3 (3)                              |pfet_03v3 (3)                              
nfet_03v3 (3)                              |nfet_03v3 (3)                              
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: conmutator$1                    |Circuit 2: conmutator                      
-------------------------------------------|-------------------------------------------
in2                                        |in2                                        
in1                                        |in1                                        
vdd                                        |vdd                                        
cntrl                                      |cntrl                                      
vss                                        |vss                                        
out                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes conmutator$1 and conmutator are equivalent.
Flattening unmatched subcell nfet$17 in circuit refractory (0)(1 instance)
Flattening unmatched subcell nfet$15 in circuit refractory (0)(2 instances)
Flattening unmatched subcell nfet$16 in circuit refractory (0)(1 instance)

Subcircuit summary:
Circuit 1: refractory                      |Circuit 2: refractory                      
-------------------------------------------|-------------------------------------------
nfet_03v3 (4)                              |nfet_03v3 (4)                              
ota_1stage$1 (1)                           |ota_1stage (1)                             
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: refractory                      |Circuit 2: refractory                      
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
vss                                        |vss                                        
vrefrac                                    |vrefrac                                    
vspike_down                                |vspike_down                                
vneg                                       |vneg                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes refractory and refractory are equivalent.
Flattening unmatched subcell nfet$22 in circuit switch (0)(2 instances)
Flattening unmatched subcell pfet$12 in circuit switch (0)(2 instances)

Subcircuit summary:
Circuit 1: switch                          |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
nfet_03v3 (2)                              |nfet_03v3 (2)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch                          |Circuit 2: switch                          
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
vdd                                        |vdd                                        
cntrl                                      |cntrl                                      
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch and switch are equivalent.
Flattening unmatched subcell nfet$20 in circuit ota_1stage (0)(2 instances)
Flattening unmatched subcell nfet$21 in circuit ota_1stage (0)(2 instances)
Flattening unmatched subcell pfet$11 in circuit ota_1stage (0)(2 instances)
Flattening unmatched subcell nfet$19 in circuit ota_1stage (0)(1 instance)

Subcircuit summary:
Circuit 1: ota_1stage                      |Circuit 2: ota_1stage                      
-------------------------------------------|-------------------------------------------
nfet_03v3 (5)                              |nfet_03v3 (5)                              
pfet_03v3 (2)                              |pfet_03v3 (2)                              
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ota_1stage                      |Circuit 2: ota_1stage                      
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
vout                                       |vout                                       
vp                                         |vp                                         
vn                                         |vn                                         
vss                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ota_1stage and ota_1stage are equivalent.
Flattening unmatched subcell pfet$14 in circuit ota_2stage (0)(2 instances)
Flattening unmatched subcell nfet$27 in circuit ota_2stage (0)(1 instance)
Flattening unmatched subcell nfet$25 in circuit ota_2stage (0)(2 instances)
Flattening unmatched subcell pfet$15 in circuit ota_2stage (0)(1 instance)
Flattening unmatched subcell cap_mim$1 in circuit ota_2stage (0)(1 instance)
Flattening unmatched subcell nfet$28 in circuit ota_2stage (0)(1 instance)
Flattening unmatched subcell nfet$26 in circuit ota_2stage (0)(1 instance)
Flattening unmatched subcell nfet$24 in circuit ota_2stage (0)(1 instance)

Subcircuit summary:
Circuit 1: ota_2stage                      |Circuit 2: ota_2stage                      
-------------------------------------------|-------------------------------------------
pfet_03v3 (3)                              |pfet_03v3 (8->3)                           
nfet_03v3 (6)                              |nfet_03v3 (6)                              
cap_mim_2f0_m4m5_noshield (1)              |cap_mim_2f0fF (1)                          
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ota_2stage                      |Circuit 2: ota_2stage                      
-------------------------------------------|-------------------------------------------
vout                                       |vout                                       
vn                                         |vn                                         
vp                                         |vp                                         
vss                                        |vss                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ota_2stage and ota_2stage are equivalent.
Flattening unmatched subcell nfet$23 in circuit conmutator (0)(3 instances)
Flattening unmatched subcell pfet$13 in circuit conmutator (0)(3 instances)

Subcircuit summary:
Circuit 1: conmutator                      |Circuit 2: conmutator                      
-------------------------------------------|-------------------------------------------
nfet_03v3 (3)                              |nfet_03v3 (3)                              
pfet_03v3 (3)                              |pfet_03v3 (3)                              
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: conmutator                      |Circuit 2: conmutator                      
-------------------------------------------|-------------------------------------------
in2                                        |in2                                        
in1                                        |in1                                        
vdd                                        |vdd                                        
cntrl                                      |cntrl                                      
vss                                        |vss                                        
out                                        |out                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes conmutator and conmutator are equivalent.

Subcircuit summary:
Circuit 1: phaseUpulse                     |Circuit 2: phaseUpulse                     
-------------------------------------------|-------------------------------------------
nvdiv (1)                                  |nvdiv (1)                                  
not$1 (1)                                  |not (1)                                    
switch$1 (3)                               |switch (3)                                 
monostable (1)                             |monostable (1)                             
nor (1)                                    |nor (1)                                    
conmutator$1 (1)                           |conmutator (1)                             
refractory (1)                             |refractory (1)                             
Number of devices: 9                       |Number of devices: 9                       
Number of nets: 16                         |Number of nets: 16                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: phaseUpulse                     |Circuit 2: phaseUpulse                     

---------------------------------------------------------------------------------------
Net: vspike                                |Net: vspike                                
  switch$1/in = 3                          |  switch/in = 3                            
                                           |                                           
Net: phi_2                                 |Net: phi_2                                 
  switch$1/cntrl = 1                       |  switch/cntrl = 1                         
  monostable/phi_2 = 1                     |  monostable/phi_2 = 1                     
  nor/B = 1                                |  nor/B = 1                                
                                           |                                           
Net: phi_1                                 |Net: phi_1                                 
  switch$1/cntrl = 1                       |  switch/cntrl = 1                         
  monostable/phi_1 = 1                     |  monostable/phi_1 = 1                     
  nor/A = 1                                |  nor/A = 1                                
                                           |                                           
Net: phi_int                               |Net: phi_int                               
  not$1/in = 1                             |  not/in = 1                               
  switch$1/cntrl = 1                       |  switch/cntrl = 1                         
  nor/Z = 1                                |  nor/Z = 1                                
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: reward                                |Net: reward                                
  conmutator$1/cntrl = 1                   |  conmutator/cntrl = 1                     
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vspike_up                             |Net: vspike_up                             
  nvdiv/vspike_up = 1                      |  nvdiv/vspike_up = 1                      
  conmutator$1/in1 = 1                     |  conmutator/in1 = 1                       
                                           |                                           
Net: vrefrac                               |Net: vrefrac                               
  switch$1/out = 1                         |  switch/out = 1                           
  refractory/vrefrac = 1                   |  refractory/vrefrac = 1                   
                                           |                                           
Net: vref                                  |Net: vref                                  
  nvdiv/vref = 1                           |  nvdiv/vref = 1                           
  switch$1/out = 1                         |  switch/out = 1                           
                                           |                                           
Net: switch$1_0/out                        |Net: net1                                  
  switch$1/out = 1                         |  switch/out = 1                           
  conmutator$1/out = 1                     |  conmutator/out = 1                       
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vdd                                   |Net: vdd                                   
  nvdiv/vdd = 1                            |  nvdiv/vdd = 1                            
  not$1/vdd = 1                            |  conmutator/vdd = 1                       
  switch$1/vdd = 3                         |  switch/vdd = 3                           
  monostable/vdd = 1                       |  monostable/vdd = 1                       
  nor/vdd = 1                              |  nor/vdd = 1                              
  conmutator$1/in2 = 1                     |  conmutator/in2 = 1                       
  conmutator$1/vdd = 1                     |  not/vdd = 1                              
  refractory/vdd = 1                       |  refractory/vdd = 1                       
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vss                                   |Net: vss                                   
  nvdiv/vss = 1                            |  nvdiv/vss = 1                            
  not$1/vss = 1                            |  conmutator/vss = 1                       
  switch$1/vss = 3                         |  switch/vss = 3                           
  monostable/vss = 1                       |  monostable/vss = 1                       
  nor/vss = 1                              |  nor/vss = 1                              
  conmutator$1/vss = 1                     |  not/vss = 1                              
  refractory/vss = 1                       |  refractory/vss = 1                       
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: phaseUpulse                     |Circuit 2: phaseUpulse                     

---------------------------------------------------------------------------------------
Instance: conmutator$1_0                   |Instance: conmutator:20                    
  out = 2                                  |  out = 2                                  
  in1 = 2                                  |  in1 = 2                                  
  in2 = 10                                 |  in2 = 10                                 
  vdd = 10                                 |  vdd = 10                                 
  cntrl = 1                                |  cntrl = 1                                
  vss = 9                                  |  vss = 9                                  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: switch$1_2                       |Instance: switch:18                        
  cntrl = 3                                |  out = 2                                  
  in = 3                                   |  cntrl = 3                                
  vdd = 10                                 |  in = 3                                   
  vss = 9                                  |  vdd = 10                                 
  out = 2                                  |  vss = 9                                  
                                           |                                           
Instance: switch$1_1                       |Instance: switch:10                        
  cntrl = 3                                |  out = 2                                  
  in = 3                                   |  cntrl = 3                                
  vdd = 10                                 |  in = 3                                   
  vss = 9                                  |  vdd = 10                                 
  out = 2                                  |  vss = 9                                  
                                           |                                           
Instance: switch$1_0                       |Instance: switch:7                         
  cntrl = 3                                |  out = 2                                  
  in = 3                                   |  cntrl = 3                                
  vdd = 10                                 |  in = 3                                   
  vss = 9                                  |  vdd = 10                                 
  out = 2                                  |  vss = 9                                  
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.
  Flattening non-matched subcircuits phaseUpulse phaseUpulse
Flattening unmatched subcell pfet$16 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$32 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell pfet$17 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$30 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell cap_mim$3 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$33 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$31 in circuit AH_neuron$1 (0)(1 instance)

Subcircuit summary:
Circuit 1: AH_neuron$1                     |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (4)                              |nfet_03v3 (4)                              
cap_mim_2f0_m4m5_noshield (1)              |cap_mim_2f0fF (1)                          
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: AH_neuron$1                     |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
v_bias                                     |v_bias                                     
vss                                        |vss                                        
vout                                       |vout                                       
vdd                                        |vdd                                        
Current_in                                 |Current_in                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes AH_neuron$1 and AH_neuron are equivalent.
Flattening unmatched subcell pfet$21 in circuit synapse (0)(1 instance)
Flattening unmatched subcell nfet$36 in circuit synapse (0)(1 instance)
Flattening unmatched subcell nfet$34 in circuit synapse (0)(1 instance)
Flattening unmatched subcell pfet$19 in circuit synapse (0)(1 instance)
Flattening unmatched subcell pfet$20 in circuit synapse (0)(3 instances)
Flattening unmatched subcell nfet$37 in circuit synapse (0)(1 instance)
Flattening unmatched subcell nfet$35 in circuit synapse (0)(3 instances)
Flattening unmatched subcell pfet$18 in circuit synapse (0)(1 instance)

Subcircuit summary:
Circuit 1: synapse                         |Circuit 2: synapse                         
-------------------------------------------|-------------------------------------------
pfet_03v3 (6)                              |pfet_03v3 (6)                              
nfet_03v3 (6)                              |nfet_03v3 (6)                              
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: synapse                         |Circuit 2: synapse                         
-------------------------------------------|-------------------------------------------
v_in                                       |v_in                                       
v_out                                      |v_out                                      
v_ctrl                                     |v_ctrl                                     
vdd                                        |vdd                                        
vss                                        |vss                                        
ve                                         |ve                                         
vi                                         |vi                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes synapse and synapse are equivalent.
Flattening unmatched subcell pfet$16 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$32 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell pfet$17 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$30 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell cap_mim$3 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$33 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$31 in circuit AH_neuron (0)(1 instance)

Subcircuit summary:
Circuit 1: AH_neuron                       |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (4)                              |nfet_03v3 (4)                              
cap_mim_2f0_m4m5_noshield (1)              |cap_mim_2f0fF (1)                          
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: AH_neuron                       |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
v_bias                                     |v_bias                                     
vss                                        |vss                                        
vout                                       |vout                                       
vdd                                        |vdd                                        
Current_in                                 |Current_in                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes AH_neuron and AH_neuron are equivalent.
Flattening unmatched subcell cap_mim$2 in circuit LIF_comp (0)(1 instance)
Flattening unmatched subcell nfet$29 in circuit LIF_comp (0)(1 instance)

Flattening instances of conmutator in cell LIF_comp (0) makes a better match
Flattening instances of conmutator in cell LIF_comp (1) makes a better match
Flattening instances of switch in cell LIF_comp (0) makes a better match
Flattening instances of switch in cell LIF_comp (1) makes a better match
Flattening instances of conmutator$1 in cell LIF_comp (0) makes a better match
Flattening instances of switch$1 in cell LIF_comp (0) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: LIF_comp                        |Circuit 2: LIF_comp                        
-------------------------------------------|-------------------------------------------
nfet_03v3 (21)                             |nfet_03v3 (21)                             
pfet_03v3 (20)                             |pfet_03v3 (20)                             
ota_1stage (1)                             |ota_1stage (1)                             
cap_mim_2f0_m4m5_noshield (1)              |cap_mim_2f0fF (1)                          
ota_2stage (1)                             |ota_2stage (1)                             
nvdiv (1)                                  |nvdiv (1)                                  
not$1 (1)                                  |not (1)                                    
monostable (1)                             |monostable (1)                             
nor (1)                                    |nor (1)                                    
refractory (1)                             |refractory (1)                             
Number of devices: 49                      |Number of devices: 49                      
Number of nets: 29                         |Number of nets: 29                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: LIF_comp                        |Circuit 2: LIF_comp                        
-------------------------------------------|-------------------------------------------
vout                                       |vout                                       
v_rew                                      |v_rew                                      
vss                                        |vss                                        
vdd                                        |vdd                                        
vin                                        |vin                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes LIF_comp and LIF_comp are equivalent.

Flattening instances of AH_neuron$1 in cell ah_syn_lifcomp (0) makes a better match
Flattening instances of AH_neuron in cell ah_syn_lifcomp (1) makes a better match
Flattening instances of AH_neuron in cell ah_syn_lifcomp (0) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: ah_syn_lifcomp                  |Circuit 2: ah_syn_lifcomp                  
-------------------------------------------|-------------------------------------------
pfet_03v3 (10)                             |pfet_03v3 (10)                             
nfet_03v3 (20)                             |nfet_03v3 (20)                             
cap_mim_2f0_m4m5_noshield (5)              |cap_mim_2f0fF (5)                          
synapse (6)                                |synapse (6)                                
LIF_comp (1)                               |LIF_comp (1)                               
Number of devices: 42                      |Number of devices: 42                      
Number of nets: 45                         |Number of nets: 45                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ah_syn_lifcomp                  |Circuit 2: ah_syn_lifcomp                  
-------------------------------------------|-------------------------------------------
vin_lif                                    |VIN_LIF                                    
vout_lif                                   |VOUT_LIF                                   
vin_s0                                     |VIN_S0                                     
vin_s1                                     |VIN_S1                                     
vin_s2                                     |VIN_S2                                     
vin_s3                                     |VIN_S3                                     
vin_s4                                     |VIN_S4                                     
vin_s5                                     |VIN_S5                                     
vout_s0                                    |VOUT_S0                                    
vout_s1                                    |VOUT_S1                                    
vout_s2                                    |VOUT_S2                                    
vout_s3                                    |VOUT_S3                                    
vout_s4                                    |VOUT_S4                                    
vout_s5                                    |VOUT_S5                                    
v_ex                                       |V_EX                                       
v_inh                                      |V_INH                                      
vss                                        |VSS                                        
VAH_bias                                   |VAH_bias                                   
i_in0                                      |I_IN0                                      
i_in1                                      |I_IN1                                      
i_in2                                      |I_IN2                                      
i_in3                                      |I_IN3                                      
i_in4                                      |I_IN4                                      
vout_0                                     |VOUT_0                                     
vout_1                                     |VOUT_1                                     
vout_2                                     |VOUT_2                                     
vout_3                                     |VOUT_3                                     
vout_4                                     |VOUT_4                                     
vdd                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ah_syn_lifcomp and ah_syn_lifcomp are equivalent.

Final result: Circuits match uniquely.
.
