<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>vmwgfx_drm.h source code [linux-4.14.y/include/uapi/drm/vmwgfx_drm.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="drm_vmw_alloc_dmabuf_arg,drm_vmw_alloc_dmabuf_req,drm_vmw_context_arg,drm_vmw_control_stream_arg,drm_vmw_cursor_bypass_arg,drm_vmw_dmabuf_rep,drm_vmw_event_fence,drm_vmw_execbuf_arg,drm_vmw_extended_context,drm_vmw_extended_context_arg,drm_vmw_fence_arg,drm_vmw_fence_event_arg,drm_vmw_fence_rep,drm_vmw_fence_signaled_arg,drm_vmw_fence_wait_arg,drm_vmw_gb_surface_create_arg,drm_vmw_gb_surface_create_rep,drm_vmw_gb_surface_create_req,drm_vmw_gb_surface_ref_rep,drm_vmw_gb_surface_reference_arg,drm_vmw_get_3d_cap_arg,drm_vmw_getparam_arg,drm_vmw_handle_close_arg,drm_vmw_handle_type,drm_vmw_present_arg,drm_vmw_present_readback_arg,drm_vmw_rect,drm_vmw_shader_arg,drm_vmw_shader_create_arg,drm_vmw_shader_type,drm_vmw_size,drm_vmw_stream_arg,drm_vmw_surface_arg,drm_vmw_surface_create_arg,drm_vmw_surface_create_req,drm_vmw_surface_flags,drm_vmw_surface_reference_arg,drm_vmw_synccpu_arg,drm_vmw_synccpu_flags,drm_vmw_synccpu_op,drm_vmw_unref_dmabuf_arg,drm_vmw_update_layout_arg "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/uapi/drm/vmwgfx_drm.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>uapi</a>/<a href='./'>drm</a>/<a href='vmwgfx_drm.h.html'>vmwgfx_drm.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/**************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i> *</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright Â© 2009-2015 VMware, Inc., Palo Alto, CA., USA</i></td></tr>
<tr><th id="4">4</th><td><i> * All Rights Reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="7">7</th><td><i> * copy of this software and associated documentation files (the</i></td></tr>
<tr><th id="8">8</th><td><i> * "Software"), to deal in the Software without restriction, including</i></td></tr>
<tr><th id="9">9</th><td><i> * without limitation the rights to use, copy, modify, merge, publish,</i></td></tr>
<tr><th id="10">10</th><td><i> * distribute, sub license, and/or sell copies of the Software, and to</i></td></tr>
<tr><th id="11">11</th><td><i> * permit persons to whom the Software is furnished to do so, subject to</i></td></tr>
<tr><th id="12">12</th><td><i> * the following conditions:</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * The above copyright notice and this permission notice (including the</i></td></tr>
<tr><th id="15">15</th><td><i> * next paragraph) shall be included in all copies or substantial portions</i></td></tr>
<tr><th id="16">16</th><td><i> * of the Software.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="20">20</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL</i></td></tr>
<tr><th id="21">21</th><td><i> * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,</i></td></tr>
<tr><th id="22">22</th><td><i> * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR</i></td></tr>
<tr><th id="23">23</th><td><i> * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE</i></td></tr>
<tr><th id="24">24</th><td><i> * USE OR OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> **************************************************************************/</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="28">ifndef</span> <span class="macro" data-ref="_M/__VMWGFX_DRM_H__">__VMWGFX_DRM_H__</span></u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/__VMWGFX_DRM_H__" data-ref="_M/__VMWGFX_DRM_H__">__VMWGFX_DRM_H__</dfn></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="drm.h.html">"drm.h"</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="34">34</th><td><b>extern</b> <q>"C"</q> {</td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="33">endif</span></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_MAX_SURFACE_FACES" data-ref="_M/DRM_VMW_MAX_SURFACE_FACES">DRM_VMW_MAX_SURFACE_FACES</dfn> 6</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_MAX_MIP_LEVELS" data-ref="_M/DRM_VMW_MAX_MIP_LEVELS">DRM_VMW_MAX_MIP_LEVELS</dfn> 24</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_GET_PARAM" data-ref="_M/DRM_VMW_GET_PARAM">DRM_VMW_GET_PARAM</dfn>            0</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_ALLOC_DMABUF" data-ref="_M/DRM_VMW_ALLOC_DMABUF">DRM_VMW_ALLOC_DMABUF</dfn>         1</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_UNREF_DMABUF" data-ref="_M/DRM_VMW_UNREF_DMABUF">DRM_VMW_UNREF_DMABUF</dfn>         2</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_HANDLE_CLOSE" data-ref="_M/DRM_VMW_HANDLE_CLOSE">DRM_VMW_HANDLE_CLOSE</dfn>         2</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_CURSOR_BYPASS" data-ref="_M/DRM_VMW_CURSOR_BYPASS">DRM_VMW_CURSOR_BYPASS</dfn>        3</u></td></tr>
<tr><th id="46">46</th><td><i>/* guarded by DRM_VMW_PARAM_NUM_STREAMS != 0*/</i></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_CONTROL_STREAM" data-ref="_M/DRM_VMW_CONTROL_STREAM">DRM_VMW_CONTROL_STREAM</dfn>       4</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_CLAIM_STREAM" data-ref="_M/DRM_VMW_CLAIM_STREAM">DRM_VMW_CLAIM_STREAM</dfn>         5</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_UNREF_STREAM" data-ref="_M/DRM_VMW_UNREF_STREAM">DRM_VMW_UNREF_STREAM</dfn>         6</u></td></tr>
<tr><th id="50">50</th><td><i>/* guarded by DRM_VMW_PARAM_3D == 1 */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_CREATE_CONTEXT" data-ref="_M/DRM_VMW_CREATE_CONTEXT">DRM_VMW_CREATE_CONTEXT</dfn>       7</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_UNREF_CONTEXT" data-ref="_M/DRM_VMW_UNREF_CONTEXT">DRM_VMW_UNREF_CONTEXT</dfn>        8</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_CREATE_SURFACE" data-ref="_M/DRM_VMW_CREATE_SURFACE">DRM_VMW_CREATE_SURFACE</dfn>       9</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_UNREF_SURFACE" data-ref="_M/DRM_VMW_UNREF_SURFACE">DRM_VMW_UNREF_SURFACE</dfn>        10</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_REF_SURFACE" data-ref="_M/DRM_VMW_REF_SURFACE">DRM_VMW_REF_SURFACE</dfn>          11</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_EXECBUF" data-ref="_M/DRM_VMW_EXECBUF">DRM_VMW_EXECBUF</dfn>              12</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_GET_3D_CAP" data-ref="_M/DRM_VMW_GET_3D_CAP">DRM_VMW_GET_3D_CAP</dfn>           13</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_FENCE_WAIT" data-ref="_M/DRM_VMW_FENCE_WAIT">DRM_VMW_FENCE_WAIT</dfn>           14</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_FENCE_SIGNALED" data-ref="_M/DRM_VMW_FENCE_SIGNALED">DRM_VMW_FENCE_SIGNALED</dfn>       15</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_FENCE_UNREF" data-ref="_M/DRM_VMW_FENCE_UNREF">DRM_VMW_FENCE_UNREF</dfn>          16</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_FENCE_EVENT" data-ref="_M/DRM_VMW_FENCE_EVENT">DRM_VMW_FENCE_EVENT</dfn>          17</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PRESENT" data-ref="_M/DRM_VMW_PRESENT">DRM_VMW_PRESENT</dfn>              18</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PRESENT_READBACK" data-ref="_M/DRM_VMW_PRESENT_READBACK">DRM_VMW_PRESENT_READBACK</dfn>     19</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_UPDATE_LAYOUT" data-ref="_M/DRM_VMW_UPDATE_LAYOUT">DRM_VMW_UPDATE_LAYOUT</dfn>        20</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_CREATE_SHADER" data-ref="_M/DRM_VMW_CREATE_SHADER">DRM_VMW_CREATE_SHADER</dfn>        21</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_UNREF_SHADER" data-ref="_M/DRM_VMW_UNREF_SHADER">DRM_VMW_UNREF_SHADER</dfn>         22</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_GB_SURFACE_CREATE" data-ref="_M/DRM_VMW_GB_SURFACE_CREATE">DRM_VMW_GB_SURFACE_CREATE</dfn>    23</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_GB_SURFACE_REF" data-ref="_M/DRM_VMW_GB_SURFACE_REF">DRM_VMW_GB_SURFACE_REF</dfn>       24</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_SYNCCPU" data-ref="_M/DRM_VMW_SYNCCPU">DRM_VMW_SYNCCPU</dfn>              25</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_CREATE_EXTENDED_CONTEXT" data-ref="_M/DRM_VMW_CREATE_EXTENDED_CONTEXT">DRM_VMW_CREATE_EXTENDED_CONTEXT</dfn> 26</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">/**</i></td></tr>
<tr><th id="74">74</th><td><i class="doc"> * DRM_VMW_GET_PARAM - get device information.</i></td></tr>
<tr><th id="75">75</th><td><i class="doc"> *</i></td></tr>
<tr><th id="76">76</th><td><i class="doc"> * DRM_VMW_PARAM_FIFO_OFFSET:</i></td></tr>
<tr><th id="77">77</th><td><i class="doc"> * Offset to use to map the first page of the FIFO read-only.</i></td></tr>
<tr><th id="78">78</th><td><i class="doc"> * The fifo is mapped using the mmap() system call on the drm device.</i></td></tr>
<tr><th id="79">79</th><td><i class="doc"> *</i></td></tr>
<tr><th id="80">80</th><td><i class="doc"> * DRM_VMW_PARAM_OVERLAY_IOCTL:</i></td></tr>
<tr><th id="81">81</th><td><i class="doc"> * Does the driver support the overlay ioctl.</i></td></tr>
<tr><th id="82">82</th><td><i class="doc"> */</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_NUM_STREAMS" data-ref="_M/DRM_VMW_PARAM_NUM_STREAMS">DRM_VMW_PARAM_NUM_STREAMS</dfn>      0</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_NUM_FREE_STREAMS" data-ref="_M/DRM_VMW_PARAM_NUM_FREE_STREAMS">DRM_VMW_PARAM_NUM_FREE_STREAMS</dfn> 1</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_3D" data-ref="_M/DRM_VMW_PARAM_3D">DRM_VMW_PARAM_3D</dfn>               2</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_HW_CAPS" data-ref="_M/DRM_VMW_PARAM_HW_CAPS">DRM_VMW_PARAM_HW_CAPS</dfn>          3</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_FIFO_CAPS" data-ref="_M/DRM_VMW_PARAM_FIFO_CAPS">DRM_VMW_PARAM_FIFO_CAPS</dfn>        4</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_MAX_FB_SIZE" data-ref="_M/DRM_VMW_PARAM_MAX_FB_SIZE">DRM_VMW_PARAM_MAX_FB_SIZE</dfn>      5</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_FIFO_HW_VERSION" data-ref="_M/DRM_VMW_PARAM_FIFO_HW_VERSION">DRM_VMW_PARAM_FIFO_HW_VERSION</dfn>  6</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_MAX_SURF_MEMORY" data-ref="_M/DRM_VMW_PARAM_MAX_SURF_MEMORY">DRM_VMW_PARAM_MAX_SURF_MEMORY</dfn>  7</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_3D_CAPS_SIZE" data-ref="_M/DRM_VMW_PARAM_3D_CAPS_SIZE">DRM_VMW_PARAM_3D_CAPS_SIZE</dfn>     8</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_MAX_MOB_MEMORY" data-ref="_M/DRM_VMW_PARAM_MAX_MOB_MEMORY">DRM_VMW_PARAM_MAX_MOB_MEMORY</dfn>   9</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_MAX_MOB_SIZE" data-ref="_M/DRM_VMW_PARAM_MAX_MOB_SIZE">DRM_VMW_PARAM_MAX_MOB_SIZE</dfn>     10</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_SCREEN_TARGET" data-ref="_M/DRM_VMW_PARAM_SCREEN_TARGET">DRM_VMW_PARAM_SCREEN_TARGET</dfn>    11</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_PARAM_DX" data-ref="_M/DRM_VMW_PARAM_DX">DRM_VMW_PARAM_DX</dfn>               12</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i class="doc">/**</i></td></tr>
<tr><th id="99">99</th><td><i class="doc"> * enum drm_vmw_handle_type - handle type for ref ioctls</i></td></tr>
<tr><th id="100">100</th><td><i class="doc"> *</i></td></tr>
<tr><th id="101">101</th><td><i class="doc"> */</i></td></tr>
<tr><th id="102">102</th><td><b>enum</b> <dfn class="type def" id="drm_vmw_handle_type" title='drm_vmw_handle_type' data-ref="drm_vmw_handle_type">drm_vmw_handle_type</dfn> {</td></tr>
<tr><th id="103">103</th><td>	<dfn class="enum" id="DRM_VMW_HANDLE_LEGACY" title='DRM_VMW_HANDLE_LEGACY' data-ref="DRM_VMW_HANDLE_LEGACY">DRM_VMW_HANDLE_LEGACY</dfn> = <var>0</var>,</td></tr>
<tr><th id="104">104</th><td>	<dfn class="enum" id="DRM_VMW_HANDLE_PRIME" title='DRM_VMW_HANDLE_PRIME' data-ref="DRM_VMW_HANDLE_PRIME">DRM_VMW_HANDLE_PRIME</dfn> = <var>1</var></td></tr>
<tr><th id="105">105</th><td>};</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i class="doc">/**</i></td></tr>
<tr><th id="108">108</th><td><i class="doc"> * struct drm_vmw_getparam_arg</i></td></tr>
<tr><th id="109">109</th><td><i class="doc"> *</i></td></tr>
<tr><th id="110">110</th><td><i class="doc"> * <span class="command">@value</span>: Returned value. //Out</i></td></tr>
<tr><th id="111">111</th><td><i class="doc"> * <span class="command">@param</span><span class="arg">:</span> Parameter to query. //In.</i></td></tr>
<tr><th id="112">112</th><td><i class="doc"> *</i></td></tr>
<tr><th id="113">113</th><td><i class="doc"> * Argument to the DRM_VMW_GET_PARAM Ioctl.</i></td></tr>
<tr><th id="114">114</th><td><i class="doc"> */</i></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_getparam_arg" title='drm_vmw_getparam_arg' data-ref="drm_vmw_getparam_arg">drm_vmw_getparam_arg</dfn> {</td></tr>
<tr><th id="117">117</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_getparam_arg::value" title='drm_vmw_getparam_arg::value' data-ref="drm_vmw_getparam_arg::value">value</dfn>;</td></tr>
<tr><th id="118">118</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_getparam_arg::param" title='drm_vmw_getparam_arg::param' data-ref="drm_vmw_getparam_arg::param">param</dfn>;</td></tr>
<tr><th id="119">119</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_getparam_arg::pad64" title='drm_vmw_getparam_arg::pad64' data-ref="drm_vmw_getparam_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="120">120</th><td>};</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">/**</i></td></tr>
<tr><th id="124">124</th><td><i class="doc"> * DRM_VMW_CREATE_CONTEXT - Create a host context.</i></td></tr>
<tr><th id="125">125</th><td><i class="doc"> *</i></td></tr>
<tr><th id="126">126</th><td><i class="doc"> * Allocates a device unique context id, and queues a create context command</i></td></tr>
<tr><th id="127">127</th><td><i class="doc"> * for the host. Does not wait for host completion.</i></td></tr>
<tr><th id="128">128</th><td><i class="doc"> */</i></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i class="doc">/**</i></td></tr>
<tr><th id="131">131</th><td><i class="doc"> * struct drm_vmw_context_arg</i></td></tr>
<tr><th id="132">132</th><td><i class="doc"> *</i></td></tr>
<tr><th id="133">133</th><td><i class="doc"> *<span class="command"> @cid</span>: Device unique context ID.</i></td></tr>
<tr><th id="134">134</th><td><i class="doc"> *</i></td></tr>
<tr><th id="135">135</th><td><i class="doc"> * Output argument to the DRM_VMW_CREATE_CONTEXT Ioctl.</i></td></tr>
<tr><th id="136">136</th><td><i class="doc"> * Input argument to the DRM_VMW_UNREF_CONTEXT Ioctl.</i></td></tr>
<tr><th id="137">137</th><td><i class="doc"> */</i></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_context_arg" title='drm_vmw_context_arg' data-ref="drm_vmw_context_arg">drm_vmw_context_arg</dfn> {</td></tr>
<tr><th id="140">140</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_context_arg::cid" title='drm_vmw_context_arg::cid' data-ref="drm_vmw_context_arg::cid">cid</dfn>;</td></tr>
<tr><th id="141">141</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_context_arg::pad64" title='drm_vmw_context_arg::pad64' data-ref="drm_vmw_context_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="142">142</th><td>};</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">/**</i></td></tr>
<tr><th id="146">146</th><td><i class="doc"> * DRM_VMW_UNREF_CONTEXT - Create a host context.</i></td></tr>
<tr><th id="147">147</th><td><i class="doc"> *</i></td></tr>
<tr><th id="148">148</th><td><i class="doc"> * Frees a global context id, and queues a destroy host command for the host.</i></td></tr>
<tr><th id="149">149</th><td><i class="doc"> * Does not wait for host completion. The context ID can be used directly</i></td></tr>
<tr><th id="150">150</th><td><i class="doc"> * in the command stream and shows up as the same context ID on the host.</i></td></tr>
<tr><th id="151">151</th><td><i class="doc"> */</i></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">/**</i></td></tr>
<tr><th id="155">155</th><td><i class="doc"> * DRM_VMW_CREATE_SURFACE - Create a host suface.</i></td></tr>
<tr><th id="156">156</th><td><i class="doc"> *</i></td></tr>
<tr><th id="157">157</th><td><i class="doc"> * Allocates a device unique surface id, and queues a create surface command</i></td></tr>
<tr><th id="158">158</th><td><i class="doc"> * for the host. Does not wait for host completion. The surface ID can be</i></td></tr>
<tr><th id="159">159</th><td><i class="doc"> * used directly in the command stream and shows up as the same surface</i></td></tr>
<tr><th id="160">160</th><td><i class="doc"> * ID on the host.</i></td></tr>
<tr><th id="161">161</th><td><i class="doc"> */</i></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i class="doc">/**</i></td></tr>
<tr><th id="164">164</th><td><i class="doc"> * struct drm_wmv_surface_create_req</i></td></tr>
<tr><th id="165">165</th><td><i class="doc"> *</i></td></tr>
<tr><th id="166">166</th><td><i class="doc"> *<span class="command"> @flags</span>: Surface flags as understood by the host.</i></td></tr>
<tr><th id="167">167</th><td><i class="doc"> *<span class="command"> @format</span>: Surface format as understood by the host.</i></td></tr>
<tr><th id="168">168</th><td><i class="doc"> *<span class="command"> @mip</span>_levels: Number of mip levels for each face.</i></td></tr>
<tr><th id="169">169</th><td><i class="doc"> * An unused face should have 0 encoded.</i></td></tr>
<tr><th id="170">170</th><td><i class="doc"> *<span class="command"> @size</span>_addr: Address of a user-space array of sruct drm_vmw_size</i></td></tr>
<tr><th id="171">171</th><td><i class="doc"> * cast to an __u64 for 32-64 bit compatibility.</i></td></tr>
<tr><th id="172">172</th><td><i class="doc"> * The size of the array should equal the total number of mipmap levels.</i></td></tr>
<tr><th id="173">173</th><td><i class="doc"> *<span class="command"> @shareable</span>: Boolean whether other clients (as identified by file descriptors)</i></td></tr>
<tr><th id="174">174</th><td><i class="doc"> * may reference this surface.</i></td></tr>
<tr><th id="175">175</th><td><i class="doc"> *<span class="command"> @scanout</span>: Boolean whether the surface is intended to be used as a</i></td></tr>
<tr><th id="176">176</th><td><i class="doc"> * scanout.</i></td></tr>
<tr><th id="177">177</th><td><i class="doc"> *</i></td></tr>
<tr><th id="178">178</th><td><i class="doc"> * Input data to the DRM_VMW_CREATE_SURFACE Ioctl.</i></td></tr>
<tr><th id="179">179</th><td><i class="doc"> * Output data from the DRM_VMW_REF_SURFACE Ioctl.</i></td></tr>
<tr><th id="180">180</th><td><i class="doc"> */</i></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_surface_create_req" title='drm_vmw_surface_create_req' data-ref="drm_vmw_surface_create_req">drm_vmw_surface_create_req</dfn> {</td></tr>
<tr><th id="183">183</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_surface_create_req::flags" title='drm_vmw_surface_create_req::flags' data-ref="drm_vmw_surface_create_req::flags">flags</dfn>;</td></tr>
<tr><th id="184">184</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_surface_create_req::format" title='drm_vmw_surface_create_req::format' data-ref="drm_vmw_surface_create_req::format">format</dfn>;</td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_surface_create_req::mip_levels" title='drm_vmw_surface_create_req::mip_levels' data-ref="drm_vmw_surface_create_req::mip_levels">mip_levels</dfn>[<a class="macro" href="#37" title="6" data-ref="_M/DRM_VMW_MAX_SURFACE_FACES">DRM_VMW_MAX_SURFACE_FACES</a>];</td></tr>
<tr><th id="186">186</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_surface_create_req::size_addr" title='drm_vmw_surface_create_req::size_addr' data-ref="drm_vmw_surface_create_req::size_addr">size_addr</dfn>;</td></tr>
<tr><th id="187">187</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_surface_create_req::shareable" title='drm_vmw_surface_create_req::shareable' data-ref="drm_vmw_surface_create_req::shareable">shareable</dfn>;</td></tr>
<tr><th id="188">188</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_surface_create_req::scanout" title='drm_vmw_surface_create_req::scanout' data-ref="drm_vmw_surface_create_req::scanout">scanout</dfn>;</td></tr>
<tr><th id="189">189</th><td>};</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i class="doc">/**</i></td></tr>
<tr><th id="192">192</th><td><i class="doc"> * struct drm_wmv_surface_arg</i></td></tr>
<tr><th id="193">193</th><td><i class="doc"> *</i></td></tr>
<tr><th id="194">194</th><td><i class="doc"> *<span class="command"> @sid</span>: Surface id of created surface or surface to destroy or reference.</i></td></tr>
<tr><th id="195">195</th><td><i class="doc"> *<span class="command"> @handle</span>_type: Handle type for DRM_VMW_REF_SURFACE Ioctl.</i></td></tr>
<tr><th id="196">196</th><td><i class="doc"> *</i></td></tr>
<tr><th id="197">197</th><td><i class="doc"> * Output data from the DRM_VMW_CREATE_SURFACE Ioctl.</i></td></tr>
<tr><th id="198">198</th><td><i class="doc"> * Input argument to the DRM_VMW_UNREF_SURFACE Ioctl.</i></td></tr>
<tr><th id="199">199</th><td><i class="doc"> * Input argument to the DRM_VMW_REF_SURFACE Ioctl.</i></td></tr>
<tr><th id="200">200</th><td><i class="doc"> */</i></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_surface_arg" title='drm_vmw_surface_arg' data-ref="drm_vmw_surface_arg">drm_vmw_surface_arg</dfn> {</td></tr>
<tr><th id="203">203</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_surface_arg::sid" title='drm_vmw_surface_arg::sid' data-ref="drm_vmw_surface_arg::sid">sid</dfn>;</td></tr>
<tr><th id="204">204</th><td>	<b>enum</b> <a class="type" href="#drm_vmw_handle_type" title='drm_vmw_handle_type' data-ref="drm_vmw_handle_type">drm_vmw_handle_type</a> <dfn class="decl field" id="drm_vmw_surface_arg::handle_type" title='drm_vmw_surface_arg::handle_type' data-ref="drm_vmw_surface_arg::handle_type">handle_type</dfn>;</td></tr>
<tr><th id="205">205</th><td>};</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i class="doc">/**</i></td></tr>
<tr><th id="208">208</th><td><i class="doc"> * struct drm_vmw_size ioctl.</i></td></tr>
<tr><th id="209">209</th><td><i class="doc"> *</i></td></tr>
<tr><th id="210">210</th><td><i class="doc"> *<span class="command"> @width</span> - mip level width</i></td></tr>
<tr><th id="211">211</th><td><i class="doc"> *<span class="command"> @height</span> - mip level height</i></td></tr>
<tr><th id="212">212</th><td><i class="doc"> *<span class="command"> @depth</span> - mip level depth</i></td></tr>
<tr><th id="213">213</th><td><i class="doc"> *</i></td></tr>
<tr><th id="214">214</th><td><i class="doc"> * Description of a mip level.</i></td></tr>
<tr><th id="215">215</th><td><i class="doc"> * Input data to the DRM_WMW_CREATE_SURFACE Ioctl.</i></td></tr>
<tr><th id="216">216</th><td><i class="doc"> */</i></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_size" title='drm_vmw_size' data-ref="drm_vmw_size">drm_vmw_size</dfn> {</td></tr>
<tr><th id="219">219</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_size::width" title='drm_vmw_size::width' data-ref="drm_vmw_size::width">width</dfn>;</td></tr>
<tr><th id="220">220</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_size::height" title='drm_vmw_size::height' data-ref="drm_vmw_size::height">height</dfn>;</td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_size::depth" title='drm_vmw_size::depth' data-ref="drm_vmw_size::depth">depth</dfn>;</td></tr>
<tr><th id="222">222</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_size::pad64" title='drm_vmw_size::pad64' data-ref="drm_vmw_size::pad64">pad64</dfn>;</td></tr>
<tr><th id="223">223</th><td>};</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i class="doc">/**</i></td></tr>
<tr><th id="226">226</th><td><i class="doc"> * union drm_vmw_surface_create_arg</i></td></tr>
<tr><th id="227">227</th><td><i class="doc"> *</i></td></tr>
<tr><th id="228">228</th><td><i class="doc"> * <span class="command">@rep</span>:<span class="verb"> Output data as described above.</span></i></td></tr>
<tr><th id="229">229</th><td><i class="doc"> * <span class="command">@req</span>:<span class="verb"> Input data as described above.</span></i></td></tr>
<tr><th id="230">230</th><td><i class="doc"> *</i></td></tr>
<tr><th id="231">231</th><td><i class="doc"> * Argument to the DRM_VMW_CREATE_SURFACE Ioctl.</i></td></tr>
<tr><th id="232">232</th><td><i class="doc"> */</i></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><b>union</b> <dfn class="type def" id="drm_vmw_surface_create_arg" title='drm_vmw_surface_create_arg' data-ref="drm_vmw_surface_create_arg">drm_vmw_surface_create_arg</dfn> {</td></tr>
<tr><th id="235">235</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_surface_arg" title='drm_vmw_surface_arg' data-ref="drm_vmw_surface_arg">drm_vmw_surface_arg</a> <dfn class="decl field" id="drm_vmw_surface_create_arg::rep" title='drm_vmw_surface_create_arg::rep' data-ref="drm_vmw_surface_create_arg::rep">rep</dfn>;</td></tr>
<tr><th id="236">236</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_surface_create_req" title='drm_vmw_surface_create_req' data-ref="drm_vmw_surface_create_req">drm_vmw_surface_create_req</a> <dfn class="decl field" id="drm_vmw_surface_create_arg::req" title='drm_vmw_surface_create_arg::req' data-ref="drm_vmw_surface_create_arg::req">req</dfn>;</td></tr>
<tr><th id="237">237</th><td>};</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">/**</i></td></tr>
<tr><th id="241">241</th><td><i class="doc"> * DRM_VMW_REF_SURFACE - Reference a host surface.</i></td></tr>
<tr><th id="242">242</th><td><i class="doc"> *</i></td></tr>
<tr><th id="243">243</th><td><i class="doc"> * Puts a reference on a host surface with a give sid, as previously</i></td></tr>
<tr><th id="244">244</th><td><i class="doc"> * returned by the DRM_VMW_CREATE_SURFACE ioctl.</i></td></tr>
<tr><th id="245">245</th><td><i class="doc"> * A reference will make sure the surface isn't destroyed while we hold</i></td></tr>
<tr><th id="246">246</th><td><i class="doc"> * it and will allow the calling client to use the surface ID in the command</i></td></tr>
<tr><th id="247">247</th><td><i class="doc"> * stream.</i></td></tr>
<tr><th id="248">248</th><td><i class="doc"> *</i></td></tr>
<tr><th id="249">249</th><td><i class="doc"> * On successful return, the Ioctl returns the surface information given</i></td></tr>
<tr><th id="250">250</th><td><i class="doc"> * in the DRM_VMW_CREATE_SURFACE ioctl.</i></td></tr>
<tr><th id="251">251</th><td><i class="doc"> */</i></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i class="doc">/**</i></td></tr>
<tr><th id="254">254</th><td><i class="doc"> * union drm_vmw_surface_reference_arg</i></td></tr>
<tr><th id="255">255</th><td><i class="doc"> *</i></td></tr>
<tr><th id="256">256</th><td><i class="doc"> * <span class="command">@rep</span>:<span class="verb"> Output data as described above.</span></i></td></tr>
<tr><th id="257">257</th><td><i class="doc"> * <span class="command">@req</span>:<span class="verb"> Input data as described above.</span></i></td></tr>
<tr><th id="258">258</th><td><i class="doc"> *</i></td></tr>
<tr><th id="259">259</th><td><i class="doc"> * Argument to the DRM_VMW_REF_SURFACE Ioctl.</i></td></tr>
<tr><th id="260">260</th><td><i class="doc"> */</i></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><b>union</b> <dfn class="type def" id="drm_vmw_surface_reference_arg" title='drm_vmw_surface_reference_arg' data-ref="drm_vmw_surface_reference_arg">drm_vmw_surface_reference_arg</dfn> {</td></tr>
<tr><th id="263">263</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_surface_create_req" title='drm_vmw_surface_create_req' data-ref="drm_vmw_surface_create_req">drm_vmw_surface_create_req</a> <dfn class="decl field" id="drm_vmw_surface_reference_arg::rep" title='drm_vmw_surface_reference_arg::rep' data-ref="drm_vmw_surface_reference_arg::rep">rep</dfn>;</td></tr>
<tr><th id="264">264</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_surface_arg" title='drm_vmw_surface_arg' data-ref="drm_vmw_surface_arg">drm_vmw_surface_arg</a> <dfn class="decl field" id="drm_vmw_surface_reference_arg::req" title='drm_vmw_surface_reference_arg::req' data-ref="drm_vmw_surface_reference_arg::req">req</dfn>;</td></tr>
<tr><th id="265">265</th><td>};</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">/**</i></td></tr>
<tr><th id="269">269</th><td><i class="doc"> * DRM_VMW_UNREF_SURFACE - Unreference a host surface.</i></td></tr>
<tr><th id="270">270</th><td><i class="doc"> *</i></td></tr>
<tr><th id="271">271</th><td><i class="doc"> * Clear a reference previously put on a host surface.</i></td></tr>
<tr><th id="272">272</th><td><i class="doc"> * When all references are gone, including the one implicitly placed</i></td></tr>
<tr><th id="273">273</th><td><i class="doc"> * on creation,</i></td></tr>
<tr><th id="274">274</th><td><i class="doc"> * a destroy surface command will be queued for the host.</i></td></tr>
<tr><th id="275">275</th><td><i class="doc"> * Does not wait for completion.</i></td></tr>
<tr><th id="276">276</th><td><i class="doc"> */</i></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">/**</i></td></tr>
<tr><th id="280">280</th><td><i class="doc"> * DRM_VMW_EXECBUF</i></td></tr>
<tr><th id="281">281</th><td><i class="doc"> *</i></td></tr>
<tr><th id="282">282</th><td><i class="doc"> * Submit a command buffer for execution on the host, and return a</i></td></tr>
<tr><th id="283">283</th><td><i class="doc"> * fence seqno that when signaled, indicates that the command buffer has</i></td></tr>
<tr><th id="284">284</th><td><i class="doc"> * executed.</i></td></tr>
<tr><th id="285">285</th><td><i class="doc"> */</i></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i class="doc">/**</i></td></tr>
<tr><th id="288">288</th><td><i class="doc"> * struct drm_vmw_execbuf_arg</i></td></tr>
<tr><th id="289">289</th><td><i class="doc"> *</i></td></tr>
<tr><th id="290">290</th><td><i class="doc"> *<span class="command"> @commands</span>: User-space address of a command buffer cast to an __u64.</i></td></tr>
<tr><th id="291">291</th><td><i class="doc"> *<span class="command"> @command</span>-size: Size in bytes of the command buffer.</i></td></tr>
<tr><th id="292">292</th><td><i class="doc"> *<span class="command"> @throttle</span>-us: Sleep until software is less than<span class="command"> @throttle</span>_us</i></td></tr>
<tr><th id="293">293</th><td><i class="doc"> * microseconds ahead of hardware. The driver may round this value</i></td></tr>
<tr><th id="294">294</th><td><i class="doc"> * to the nearest kernel tick.</i></td></tr>
<tr><th id="295">295</th><td><i class="doc"> *<span class="command"> @fence</span>_rep: User-space address of a struct drm_vmw_fence_rep cast to an</i></td></tr>
<tr><th id="296">296</th><td><i class="doc"> * __u64.</i></td></tr>
<tr><th id="297">297</th><td><i class="doc"> * <span class="command">@version</span>: Allows expanding the execbuf ioctl parameters without breaking</i></td></tr>
<tr><th id="298">298</th><td><i class="doc"> * backwards compatibility, since user-space will always tell the kernel</i></td></tr>
<tr><th id="299">299</th><td><i class="doc"> * which version it uses.</i></td></tr>
<tr><th id="300">300</th><td><i class="doc"> *<span class="command"> @flags</span>: Execbuf flags.</i></td></tr>
<tr><th id="301">301</th><td><i class="doc"> *<span class="command"> @imported</span>_fence_fd:  FD for a fence imported from another device</i></td></tr>
<tr><th id="302">302</th><td><i class="doc"> *</i></td></tr>
<tr><th id="303">303</th><td><i class="doc"> * Argument to the DRM_VMW_EXECBUF Ioctl.</i></td></tr>
<tr><th id="304">304</th><td><i class="doc"> */</i></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_EXECBUF_VERSION" data-ref="_M/DRM_VMW_EXECBUF_VERSION">DRM_VMW_EXECBUF_VERSION</dfn> 2</u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_EXECBUF_FLAG_IMPORT_FENCE_FD" data-ref="_M/DRM_VMW_EXECBUF_FLAG_IMPORT_FENCE_FD">DRM_VMW_EXECBUF_FLAG_IMPORT_FENCE_FD</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_EXECBUF_FLAG_EXPORT_FENCE_FD" data-ref="_M/DRM_VMW_EXECBUF_FLAG_EXPORT_FENCE_FD">DRM_VMW_EXECBUF_FLAG_EXPORT_FENCE_FD</dfn> (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_execbuf_arg" title='drm_vmw_execbuf_arg' data-ref="drm_vmw_execbuf_arg">drm_vmw_execbuf_arg</dfn> {</td></tr>
<tr><th id="312">312</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_execbuf_arg::commands" title='drm_vmw_execbuf_arg::commands' data-ref="drm_vmw_execbuf_arg::commands">commands</dfn>;</td></tr>
<tr><th id="313">313</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_execbuf_arg::command_size" title='drm_vmw_execbuf_arg::command_size' data-ref="drm_vmw_execbuf_arg::command_size">command_size</dfn>;</td></tr>
<tr><th id="314">314</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_execbuf_arg::throttle_us" title='drm_vmw_execbuf_arg::throttle_us' data-ref="drm_vmw_execbuf_arg::throttle_us">throttle_us</dfn>;</td></tr>
<tr><th id="315">315</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_execbuf_arg::fence_rep" title='drm_vmw_execbuf_arg::fence_rep' data-ref="drm_vmw_execbuf_arg::fence_rep">fence_rep</dfn>;</td></tr>
<tr><th id="316">316</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_execbuf_arg::version" title='drm_vmw_execbuf_arg::version' data-ref="drm_vmw_execbuf_arg::version">version</dfn>;</td></tr>
<tr><th id="317">317</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_execbuf_arg::flags" title='drm_vmw_execbuf_arg::flags' data-ref="drm_vmw_execbuf_arg::flags">flags</dfn>;</td></tr>
<tr><th id="318">318</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_execbuf_arg::context_handle" title='drm_vmw_execbuf_arg::context_handle' data-ref="drm_vmw_execbuf_arg::context_handle">context_handle</dfn>;</td></tr>
<tr><th id="319">319</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_execbuf_arg::imported_fence_fd" title='drm_vmw_execbuf_arg::imported_fence_fd' data-ref="drm_vmw_execbuf_arg::imported_fence_fd">imported_fence_fd</dfn>;</td></tr>
<tr><th id="320">320</th><td>};</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><i class="doc">/**</i></td></tr>
<tr><th id="323">323</th><td><i class="doc"> * struct drm_vmw_fence_rep</i></td></tr>
<tr><th id="324">324</th><td><i class="doc"> *</i></td></tr>
<tr><th id="325">325</th><td><i class="doc"> *<span class="command"> @handle</span>: Fence object handle for fence associated with a command submission.</i></td></tr>
<tr><th id="326">326</th><td><i class="doc"> *<span class="command"> @mask</span>: Fence flags relevant for this fence object.</i></td></tr>
<tr><th id="327">327</th><td><i class="doc"> *<span class="command"> @seqno</span>: Fence sequence number in fifo. A fence object with a lower</i></td></tr>
<tr><th id="328">328</th><td><i class="doc"> * seqno will signal the EXEC flag before a fence object with a higher</i></td></tr>
<tr><th id="329">329</th><td><i class="doc"> * seqno. This can be used by user-space to avoid kernel calls to determine</i></td></tr>
<tr><th id="330">330</th><td><i class="doc"> * whether a fence has signaled the EXEC flag. Note that<span class="command"> @seqno</span> will</i></td></tr>
<tr><th id="331">331</th><td><i class="doc"> * wrap at 32-bit.</i></td></tr>
<tr><th id="332">332</th><td><i class="doc"> *<span class="command"> @passed</span>_seqno: The highest seqno number processed by the hardware</i></td></tr>
<tr><th id="333">333</th><td><i class="doc"> * so far. This can be used to mark user-space fence objects as signaled, and</i></td></tr>
<tr><th id="334">334</th><td><i class="doc"> * to determine whether a fence seqno might be stale.</i></td></tr>
<tr><th id="335">335</th><td><i class="doc"> *<span class="command"> @fd</span>: FD associated with the fence, -1 if not exported</i></td></tr>
<tr><th id="336">336</th><td><i class="doc"> *<span class="command"> @error</span>: This member should've been set to -EFAULT on submission.</i></td></tr>
<tr><th id="337">337</th><td><i class="doc"> * The following actions should be take on completion:</i></td></tr>
<tr><th id="338">338</th><td><i class="doc"> * error == -EFAULT: Fence communication failed. The host is synchronized.</i></td></tr>
<tr><th id="339">339</th><td><i class="doc"> * Use the last fence id read from the FIFO fence register.</i></td></tr>
<tr><th id="340">340</th><td><i class="doc"> * error != 0 &amp;&amp; error != -EFAULT:</i></td></tr>
<tr><th id="341">341</th><td><i class="doc"> * Fence submission failed. The host is synchronized. Use the fence_seq member.</i></td></tr>
<tr><th id="342">342</th><td><i class="doc"> * error == 0: All is OK, The host may not be synchronized.</i></td></tr>
<tr><th id="343">343</th><td><i class="doc"> * Use the fence_seq member.</i></td></tr>
<tr><th id="344">344</th><td><i class="doc"> *</i></td></tr>
<tr><th id="345">345</th><td><i class="doc"> * Input / Output data to the DRM_VMW_EXECBUF Ioctl.</i></td></tr>
<tr><th id="346">346</th><td><i class="doc"> */</i></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_fence_rep" title='drm_vmw_fence_rep' data-ref="drm_vmw_fence_rep">drm_vmw_fence_rep</dfn> {</td></tr>
<tr><th id="349">349</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_rep::handle" title='drm_vmw_fence_rep::handle' data-ref="drm_vmw_fence_rep::handle">handle</dfn>;</td></tr>
<tr><th id="350">350</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_rep::mask" title='drm_vmw_fence_rep::mask' data-ref="drm_vmw_fence_rep::mask">mask</dfn>;</td></tr>
<tr><th id="351">351</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_rep::seqno" title='drm_vmw_fence_rep::seqno' data-ref="drm_vmw_fence_rep::seqno">seqno</dfn>;</td></tr>
<tr><th id="352">352</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_rep::passed_seqno" title='drm_vmw_fence_rep::passed_seqno' data-ref="drm_vmw_fence_rep::passed_seqno">passed_seqno</dfn>;</td></tr>
<tr><th id="353">353</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_fence_rep::fd" title='drm_vmw_fence_rep::fd' data-ref="drm_vmw_fence_rep::fd">fd</dfn>;</td></tr>
<tr><th id="354">354</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_fence_rep::error" title='drm_vmw_fence_rep::error' data-ref="drm_vmw_fence_rep::error">error</dfn>;</td></tr>
<tr><th id="355">355</th><td>};</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">/**</i></td></tr>
<tr><th id="359">359</th><td><i class="doc"> * DRM_VMW_ALLOC_DMABUF</i></td></tr>
<tr><th id="360">360</th><td><i class="doc"> *</i></td></tr>
<tr><th id="361">361</th><td><i class="doc"> * Allocate a DMA buffer that is visible also to the host.</i></td></tr>
<tr><th id="362">362</th><td><i class="doc"> * NOTE: The buffer is</i></td></tr>
<tr><th id="363">363</th><td><i class="doc"> * identified by a handle and an offset, which are private to the guest, but</i></td></tr>
<tr><th id="364">364</th><td><i class="doc"> * useable in the command stream. The guest kernel may translate these</i></td></tr>
<tr><th id="365">365</th><td><i class="doc"> * and patch up the command stream accordingly. In the future, the offset may</i></td></tr>
<tr><th id="366">366</th><td><i class="doc"> * be zero at all times, or it may disappear from the interface before it is</i></td></tr>
<tr><th id="367">367</th><td><i class="doc"> * fixed.</i></td></tr>
<tr><th id="368">368</th><td><i class="doc"> *</i></td></tr>
<tr><th id="369">369</th><td><i class="doc"> * The DMA buffer may stay user-space mapped in the guest at all times,</i></td></tr>
<tr><th id="370">370</th><td><i class="doc"> * and is thus suitable for sub-allocation.</i></td></tr>
<tr><th id="371">371</th><td><i class="doc"> *</i></td></tr>
<tr><th id="372">372</th><td><i class="doc"> * DMA buffers are mapped using the mmap() syscall on the drm device.</i></td></tr>
<tr><th id="373">373</th><td><i class="doc"> */</i></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i class="doc">/**</i></td></tr>
<tr><th id="376">376</th><td><i class="doc"> * struct drm_vmw_alloc_dmabuf_req</i></td></tr>
<tr><th id="377">377</th><td><i class="doc"> *</i></td></tr>
<tr><th id="378">378</th><td><i class="doc"> *<span class="command"> @size</span>: Required minimum size of the buffer.</i></td></tr>
<tr><th id="379">379</th><td><i class="doc"> *</i></td></tr>
<tr><th id="380">380</th><td><i class="doc"> * Input data to the DRM_VMW_ALLOC_DMABUF Ioctl.</i></td></tr>
<tr><th id="381">381</th><td><i class="doc"> */</i></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_alloc_dmabuf_req" title='drm_vmw_alloc_dmabuf_req' data-ref="drm_vmw_alloc_dmabuf_req">drm_vmw_alloc_dmabuf_req</dfn> {</td></tr>
<tr><th id="384">384</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_alloc_dmabuf_req::size" title='drm_vmw_alloc_dmabuf_req::size' data-ref="drm_vmw_alloc_dmabuf_req::size">size</dfn>;</td></tr>
<tr><th id="385">385</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_alloc_dmabuf_req::pad64" title='drm_vmw_alloc_dmabuf_req::pad64' data-ref="drm_vmw_alloc_dmabuf_req::pad64">pad64</dfn>;</td></tr>
<tr><th id="386">386</th><td>};</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><i class="doc">/**</i></td></tr>
<tr><th id="389">389</th><td><i class="doc"> * struct drm_vmw_dmabuf_rep</i></td></tr>
<tr><th id="390">390</th><td><i class="doc"> *</i></td></tr>
<tr><th id="391">391</th><td><i class="doc"> *<span class="command"> @map</span>_handle: Offset to use in the mmap() call used to map the buffer.</i></td></tr>
<tr><th id="392">392</th><td><i class="doc"> *<span class="command"> @handle</span>: Handle unique to this buffer. Used for unreferencing.</i></td></tr>
<tr><th id="393">393</th><td><i class="doc"> *<span class="command"> @cur</span>_gmr_id: GMR id to use in the command stream when this buffer is</i></td></tr>
<tr><th id="394">394</th><td><i class="doc"> * referenced. See not above.</i></td></tr>
<tr><th id="395">395</th><td><i class="doc"> *<span class="command"> @cur</span>_gmr_offset: Offset to use in the command stream when this buffer is</i></td></tr>
<tr><th id="396">396</th><td><i class="doc"> * referenced. See note above.</i></td></tr>
<tr><th id="397">397</th><td><i class="doc"> *</i></td></tr>
<tr><th id="398">398</th><td><i class="doc"> * Output data from the DRM_VMW_ALLOC_DMABUF Ioctl.</i></td></tr>
<tr><th id="399">399</th><td><i class="doc"> */</i></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_dmabuf_rep" title='drm_vmw_dmabuf_rep' data-ref="drm_vmw_dmabuf_rep">drm_vmw_dmabuf_rep</dfn> {</td></tr>
<tr><th id="402">402</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_dmabuf_rep::map_handle" title='drm_vmw_dmabuf_rep::map_handle' data-ref="drm_vmw_dmabuf_rep::map_handle">map_handle</dfn>;</td></tr>
<tr><th id="403">403</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_dmabuf_rep::handle" title='drm_vmw_dmabuf_rep::handle' data-ref="drm_vmw_dmabuf_rep::handle">handle</dfn>;</td></tr>
<tr><th id="404">404</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_dmabuf_rep::cur_gmr_id" title='drm_vmw_dmabuf_rep::cur_gmr_id' data-ref="drm_vmw_dmabuf_rep::cur_gmr_id">cur_gmr_id</dfn>;</td></tr>
<tr><th id="405">405</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_dmabuf_rep::cur_gmr_offset" title='drm_vmw_dmabuf_rep::cur_gmr_offset' data-ref="drm_vmw_dmabuf_rep::cur_gmr_offset">cur_gmr_offset</dfn>;</td></tr>
<tr><th id="406">406</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_dmabuf_rep::pad64" title='drm_vmw_dmabuf_rep::pad64' data-ref="drm_vmw_dmabuf_rep::pad64">pad64</dfn>;</td></tr>
<tr><th id="407">407</th><td>};</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i class="doc">/**</i></td></tr>
<tr><th id="410">410</th><td><i class="doc"> * union drm_vmw_dmabuf_arg</i></td></tr>
<tr><th id="411">411</th><td><i class="doc"> *</i></td></tr>
<tr><th id="412">412</th><td><i class="doc"> * <span class="command">@req</span>:<span class="verb"> Input data as described above.</span></i></td></tr>
<tr><th id="413">413</th><td><i class="doc"> * <span class="command">@rep</span>:<span class="verb"> Output data as described above.</span></i></td></tr>
<tr><th id="414">414</th><td><i class="doc"> *</i></td></tr>
<tr><th id="415">415</th><td><i class="doc"> * Argument to the DRM_VMW_ALLOC_DMABUF Ioctl.</i></td></tr>
<tr><th id="416">416</th><td><i class="doc"> */</i></td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><b>union</b> <dfn class="type def" id="drm_vmw_alloc_dmabuf_arg" title='drm_vmw_alloc_dmabuf_arg' data-ref="drm_vmw_alloc_dmabuf_arg">drm_vmw_alloc_dmabuf_arg</dfn> {</td></tr>
<tr><th id="419">419</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_alloc_dmabuf_req" title='drm_vmw_alloc_dmabuf_req' data-ref="drm_vmw_alloc_dmabuf_req">drm_vmw_alloc_dmabuf_req</a> <dfn class="decl field" id="drm_vmw_alloc_dmabuf_arg::req" title='drm_vmw_alloc_dmabuf_arg::req' data-ref="drm_vmw_alloc_dmabuf_arg::req">req</dfn>;</td></tr>
<tr><th id="420">420</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_dmabuf_rep" title='drm_vmw_dmabuf_rep' data-ref="drm_vmw_dmabuf_rep">drm_vmw_dmabuf_rep</a> <dfn class="decl field" id="drm_vmw_alloc_dmabuf_arg::rep" title='drm_vmw_alloc_dmabuf_arg::rep' data-ref="drm_vmw_alloc_dmabuf_arg::rep">rep</dfn>;</td></tr>
<tr><th id="421">421</th><td>};</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">/**</i></td></tr>
<tr><th id="425">425</th><td><i class="doc"> * DRM_VMW_UNREF_DMABUF - Free a DMA buffer.</i></td></tr>
<tr><th id="426">426</th><td><i class="doc"> *</i></td></tr>
<tr><th id="427">427</th><td><i class="doc"> */</i></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><i class="doc">/**</i></td></tr>
<tr><th id="430">430</th><td><i class="doc"> * struct drm_vmw_unref_dmabuf_arg</i></td></tr>
<tr><th id="431">431</th><td><i class="doc"> *</i></td></tr>
<tr><th id="432">432</th><td><i class="doc"> *<span class="command"> @handle</span>: Handle indicating what buffer to free. Obtained from the</i></td></tr>
<tr><th id="433">433</th><td><i class="doc"> * DRM_VMW_ALLOC_DMABUF Ioctl.</i></td></tr>
<tr><th id="434">434</th><td><i class="doc"> *</i></td></tr>
<tr><th id="435">435</th><td><i class="doc"> * Argument to the DRM_VMW_UNREF_DMABUF Ioctl.</i></td></tr>
<tr><th id="436">436</th><td><i class="doc"> */</i></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_unref_dmabuf_arg" title='drm_vmw_unref_dmabuf_arg' data-ref="drm_vmw_unref_dmabuf_arg">drm_vmw_unref_dmabuf_arg</dfn> {</td></tr>
<tr><th id="439">439</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_unref_dmabuf_arg::handle" title='drm_vmw_unref_dmabuf_arg::handle' data-ref="drm_vmw_unref_dmabuf_arg::handle">handle</dfn>;</td></tr>
<tr><th id="440">440</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_unref_dmabuf_arg::pad64" title='drm_vmw_unref_dmabuf_arg::pad64' data-ref="drm_vmw_unref_dmabuf_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="441">441</th><td>};</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="444">444</th><td><i class="doc">/**</i></td></tr>
<tr><th id="445">445</th><td><i class="doc"> * DRM_VMW_CONTROL_STREAM - Control overlays, aka streams.</i></td></tr>
<tr><th id="446">446</th><td><i class="doc"> *</i></td></tr>
<tr><th id="447">447</th><td><i class="doc"> * This IOCTL controls the overlay units of the svga device.</i></td></tr>
<tr><th id="448">448</th><td><i class="doc"> * The SVGA overlay units does not work like regular hardware units in</i></td></tr>
<tr><th id="449">449</th><td><i class="doc"> * that they do not automaticaly read back the contents of the given dma</i></td></tr>
<tr><th id="450">450</th><td><i class="doc"> * buffer. But instead only read back for each call to this ioctl, and</i></td></tr>
<tr><th id="451">451</th><td><i class="doc"> * at any point between this call being made and a following call that</i></td></tr>
<tr><th id="452">452</th><td><i class="doc"> * either changes the buffer or disables the stream.</i></td></tr>
<tr><th id="453">453</th><td><i class="doc"> */</i></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><i class="doc">/**</i></td></tr>
<tr><th id="456">456</th><td><i class="doc"> * struct drm_vmw_rect</i></td></tr>
<tr><th id="457">457</th><td><i class="doc"> *</i></td></tr>
<tr><th id="458">458</th><td><i class="doc"> * Defines a rectangle. Used in the overlay ioctl to define</i></td></tr>
<tr><th id="459">459</th><td><i class="doc"> * source and destination rectangle.</i></td></tr>
<tr><th id="460">460</th><td><i class="doc"> */</i></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_rect" title='drm_vmw_rect' data-ref="drm_vmw_rect">drm_vmw_rect</dfn> {</td></tr>
<tr><th id="463">463</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_rect::x" title='drm_vmw_rect::x' data-ref="drm_vmw_rect::x">x</dfn>;</td></tr>
<tr><th id="464">464</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_rect::y" title='drm_vmw_rect::y' data-ref="drm_vmw_rect::y">y</dfn>;</td></tr>
<tr><th id="465">465</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_rect::w" title='drm_vmw_rect::w' data-ref="drm_vmw_rect::w">w</dfn>;</td></tr>
<tr><th id="466">466</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_rect::h" title='drm_vmw_rect::h' data-ref="drm_vmw_rect::h">h</dfn>;</td></tr>
<tr><th id="467">467</th><td>};</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><i class="doc">/**</i></td></tr>
<tr><th id="470">470</th><td><i class="doc"> * struct drm_vmw_control_stream_arg</i></td></tr>
<tr><th id="471">471</th><td><i class="doc"> *</i></td></tr>
<tr><th id="472">472</th><td><i class="doc"> *<span class="command"> @stream</span>_id: Stearm to control</i></td></tr>
<tr><th id="473">473</th><td><i class="doc"> *<span class="command"> @enabled</span>: If false all following arguments are ignored.</i></td></tr>
<tr><th id="474">474</th><td><i class="doc"> *<span class="command"> @handle</span>: Handle to buffer for getting data from.</i></td></tr>
<tr><th id="475">475</th><td><i class="doc"> *<span class="command"> @format</span>: Format of the overlay as understood by the host.</i></td></tr>
<tr><th id="476">476</th><td><i class="doc"> *<span class="command"> @width</span>: Width of the overlay.</i></td></tr>
<tr><th id="477">477</th><td><i class="doc"> *<span class="command"> @height</span>: Height of the overlay.</i></td></tr>
<tr><th id="478">478</th><td><i class="doc"> *<span class="command"> @size</span>: Size of the overlay in bytes.</i></td></tr>
<tr><th id="479">479</th><td><i class="doc"> *<span class="command"> @pitch</span>: Array of pitches, the two last are only used for YUV12 formats.</i></td></tr>
<tr><th id="480">480</th><td><i class="doc"> *<span class="command"> @offset</span>: Offset from start of dma buffer to overlay.</i></td></tr>
<tr><th id="481">481</th><td><i class="doc"> *<span class="command"> @src</span>: Source rect, must be within the defined area above.</i></td></tr>
<tr><th id="482">482</th><td><i class="doc"> * <span class="command">@dst</span><span class="verb">: Destination rect, x and y may be negative.</span></i></td></tr>
<tr><th id="483">483</th><td><i class="doc"><span class="verb"></span> *<span class="verb"></span></i></td></tr>
<tr><th id="484">484</th><td><i class="doc"><span class="verb"></span> *<span class="verb"> Argument to the DRM_VMW_CONTROL_STREAM Ioctl.</span></i></td></tr>
<tr><th id="485">485</th><td><i class="doc"><span class="verb"></span><span class="verb"> *</span>/</i><span class="verb"></span></td></tr>
<tr><th id="486">486</th><td><span class="verb"></span></td></tr>
<tr><th id="487">487</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_control_stream_arg" title='drm_vmw_control_stream_arg' data-ref="drm_vmw_control_stream_arg">drm_vmw_control_stream_arg</dfn> {</td></tr>
<tr><th id="488">488</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::stream_id" title='drm_vmw_control_stream_arg::stream_id' data-ref="drm_vmw_control_stream_arg::stream_id">stream_id</dfn>;</td></tr>
<tr><th id="489">489</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::enabled" title='drm_vmw_control_stream_arg::enabled' data-ref="drm_vmw_control_stream_arg::enabled">enabled</dfn>;</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::flags" title='drm_vmw_control_stream_arg::flags' data-ref="drm_vmw_control_stream_arg::flags">flags</dfn>;</td></tr>
<tr><th id="492">492</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::color_key" title='drm_vmw_control_stream_arg::color_key' data-ref="drm_vmw_control_stream_arg::color_key">color_key</dfn>;</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::handle" title='drm_vmw_control_stream_arg::handle' data-ref="drm_vmw_control_stream_arg::handle">handle</dfn>;</td></tr>
<tr><th id="495">495</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::offset" title='drm_vmw_control_stream_arg::offset' data-ref="drm_vmw_control_stream_arg::offset">offset</dfn>;</td></tr>
<tr><th id="496">496</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::format" title='drm_vmw_control_stream_arg::format' data-ref="drm_vmw_control_stream_arg::format">format</dfn>;</td></tr>
<tr><th id="497">497</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::size" title='drm_vmw_control_stream_arg::size' data-ref="drm_vmw_control_stream_arg::size">size</dfn>;</td></tr>
<tr><th id="498">498</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::width" title='drm_vmw_control_stream_arg::width' data-ref="drm_vmw_control_stream_arg::width">width</dfn>;</td></tr>
<tr><th id="499">499</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::height" title='drm_vmw_control_stream_arg::height' data-ref="drm_vmw_control_stream_arg::height">height</dfn>;</td></tr>
<tr><th id="500">500</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::pitch" title='drm_vmw_control_stream_arg::pitch' data-ref="drm_vmw_control_stream_arg::pitch">pitch</dfn>[<var>3</var>];</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::pad64" title='drm_vmw_control_stream_arg::pad64' data-ref="drm_vmw_control_stream_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="503">503</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_rect" title='drm_vmw_rect' data-ref="drm_vmw_rect">drm_vmw_rect</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::src" title='drm_vmw_control_stream_arg::src' data-ref="drm_vmw_control_stream_arg::src">src</dfn>;</td></tr>
<tr><th id="504">504</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_rect" title='drm_vmw_rect' data-ref="drm_vmw_rect">drm_vmw_rect</a> <dfn class="decl field" id="drm_vmw_control_stream_arg::dst" title='drm_vmw_control_stream_arg::dst' data-ref="drm_vmw_control_stream_arg::dst">dst</dfn>;</td></tr>
<tr><th id="505">505</th><td>};</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">/**</i></td></tr>
<tr><th id="509">509</th><td><i class="doc"> * DRM_VMW_CURSOR_BYPASS - Give extra information about cursor bypass.</i></td></tr>
<tr><th id="510">510</th><td><i class="doc"> *</i></td></tr>
<tr><th id="511">511</th><td><i class="doc"> */</i></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_CURSOR_BYPASS_ALL" data-ref="_M/DRM_VMW_CURSOR_BYPASS_ALL">DRM_VMW_CURSOR_BYPASS_ALL</dfn>    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_CURSOR_BYPASS_FLAGS" data-ref="_M/DRM_VMW_CURSOR_BYPASS_FLAGS">DRM_VMW_CURSOR_BYPASS_FLAGS</dfn>       (1)</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><i class="doc">/**</i></td></tr>
<tr><th id="517">517</th><td><i class="doc"> * struct drm_vmw_cursor_bypass_arg</i></td></tr>
<tr><th id="518">518</th><td><i class="doc"> *</i></td></tr>
<tr><th id="519">519</th><td><i class="doc"> *<span class="command"> @flags</span>: Flags.</i></td></tr>
<tr><th id="520">520</th><td><i class="doc"> *<span class="command"> @crtc</span>_id: Crtc id, only used if DMR_CURSOR_BYPASS_ALL isn't passed.</i></td></tr>
<tr><th id="521">521</th><td><i class="doc"> *<span class="command"> @xpos</span>: X position of cursor.</i></td></tr>
<tr><th id="522">522</th><td><i class="doc"> *<span class="command"> @ypos</span>: Y position of cursor.</i></td></tr>
<tr><th id="523">523</th><td><i class="doc"> *<span class="command"> @xhot</span>: X hotspot.</i></td></tr>
<tr><th id="524">524</th><td><i class="doc"> *<span class="command"> @yhot</span>: Y hotspot.</i></td></tr>
<tr><th id="525">525</th><td><i class="doc"> *</i></td></tr>
<tr><th id="526">526</th><td><i class="doc"> * Argument to the DRM_VMW_CURSOR_BYPASS Ioctl.</i></td></tr>
<tr><th id="527">527</th><td><i class="doc"> */</i></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_cursor_bypass_arg" title='drm_vmw_cursor_bypass_arg' data-ref="drm_vmw_cursor_bypass_arg">drm_vmw_cursor_bypass_arg</dfn> {</td></tr>
<tr><th id="530">530</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_cursor_bypass_arg::flags" title='drm_vmw_cursor_bypass_arg::flags' data-ref="drm_vmw_cursor_bypass_arg::flags">flags</dfn>;</td></tr>
<tr><th id="531">531</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_cursor_bypass_arg::crtc_id" title='drm_vmw_cursor_bypass_arg::crtc_id' data-ref="drm_vmw_cursor_bypass_arg::crtc_id">crtc_id</dfn>;</td></tr>
<tr><th id="532">532</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_cursor_bypass_arg::xpos" title='drm_vmw_cursor_bypass_arg::xpos' data-ref="drm_vmw_cursor_bypass_arg::xpos">xpos</dfn>;</td></tr>
<tr><th id="533">533</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_cursor_bypass_arg::ypos" title='drm_vmw_cursor_bypass_arg::ypos' data-ref="drm_vmw_cursor_bypass_arg::ypos">ypos</dfn>;</td></tr>
<tr><th id="534">534</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_cursor_bypass_arg::xhot" title='drm_vmw_cursor_bypass_arg::xhot' data-ref="drm_vmw_cursor_bypass_arg::xhot">xhot</dfn>;</td></tr>
<tr><th id="535">535</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_cursor_bypass_arg::yhot" title='drm_vmw_cursor_bypass_arg::yhot' data-ref="drm_vmw_cursor_bypass_arg::yhot">yhot</dfn>;</td></tr>
<tr><th id="536">536</th><td>};</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="539">539</th><td><i class="doc">/**</i></td></tr>
<tr><th id="540">540</th><td><i class="doc"> * DRM_VMW_CLAIM_STREAM - Claim a single stream.</i></td></tr>
<tr><th id="541">541</th><td><i class="doc"> */</i></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><i class="doc">/**</i></td></tr>
<tr><th id="544">544</th><td><i class="doc"> * struct drm_vmw_context_arg</i></td></tr>
<tr><th id="545">545</th><td><i class="doc"> *</i></td></tr>
<tr><th id="546">546</th><td><i class="doc"> *<span class="command"> @stream</span>_id: Device unique context ID.</i></td></tr>
<tr><th id="547">547</th><td><i class="doc"> *</i></td></tr>
<tr><th id="548">548</th><td><i class="doc"> * Output argument to the DRM_VMW_CREATE_CONTEXT Ioctl.</i></td></tr>
<tr><th id="549">549</th><td><i class="doc"> * Input argument to the DRM_VMW_UNREF_CONTEXT Ioctl.</i></td></tr>
<tr><th id="550">550</th><td><i class="doc"> */</i></td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_stream_arg" title='drm_vmw_stream_arg' data-ref="drm_vmw_stream_arg">drm_vmw_stream_arg</dfn> {</td></tr>
<tr><th id="553">553</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_stream_arg::stream_id" title='drm_vmw_stream_arg::stream_id' data-ref="drm_vmw_stream_arg::stream_id">stream_id</dfn>;</td></tr>
<tr><th id="554">554</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_stream_arg::pad64" title='drm_vmw_stream_arg::pad64' data-ref="drm_vmw_stream_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="555">555</th><td>};</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="558">558</th><td><i class="doc">/**</i></td></tr>
<tr><th id="559">559</th><td><i class="doc"> * DRM_VMW_UNREF_STREAM - Unclaim a stream.</i></td></tr>
<tr><th id="560">560</th><td><i class="doc"> *</i></td></tr>
<tr><th id="561">561</th><td><i class="doc"> * Return a single stream that was claimed by this process. Also makes</i></td></tr>
<tr><th id="562">562</th><td><i class="doc"> * sure that the stream has been stopped.</i></td></tr>
<tr><th id="563">563</th><td><i class="doc"> */</i></td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="566">566</th><td><i class="doc">/**</i></td></tr>
<tr><th id="567">567</th><td><i class="doc"> * DRM_VMW_GET_3D_CAP</i></td></tr>
<tr><th id="568">568</th><td><i class="doc"> *</i></td></tr>
<tr><th id="569">569</th><td><i class="doc"> * Read 3D capabilities from the FIFO</i></td></tr>
<tr><th id="570">570</th><td><i class="doc"> *</i></td></tr>
<tr><th id="571">571</th><td><i class="doc"> */</i></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><i class="doc">/**</i></td></tr>
<tr><th id="574">574</th><td><i class="doc"> * struct drm_vmw_get_3d_cap_arg</i></td></tr>
<tr><th id="575">575</th><td><i class="doc"> *</i></td></tr>
<tr><th id="576">576</th><td><i class="doc"> *<span class="command"> @buffer</span>: Pointer to a buffer for capability data, cast to an __u64</i></td></tr>
<tr><th id="577">577</th><td><i class="doc"> *<span class="command"> @size</span>: Max size to copy</i></td></tr>
<tr><th id="578">578</th><td><i class="doc"> *</i></td></tr>
<tr><th id="579">579</th><td><i class="doc"> * Input argument to the DRM_VMW_GET_3D_CAP_IOCTL</i></td></tr>
<tr><th id="580">580</th><td><i class="doc"> * ioctls.</i></td></tr>
<tr><th id="581">581</th><td><i class="doc"> */</i></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_get_3d_cap_arg" title='drm_vmw_get_3d_cap_arg' data-ref="drm_vmw_get_3d_cap_arg">drm_vmw_get_3d_cap_arg</dfn> {</td></tr>
<tr><th id="584">584</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_get_3d_cap_arg::buffer" title='drm_vmw_get_3d_cap_arg::buffer' data-ref="drm_vmw_get_3d_cap_arg::buffer">buffer</dfn>;</td></tr>
<tr><th id="585">585</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_get_3d_cap_arg::max_size" title='drm_vmw_get_3d_cap_arg::max_size' data-ref="drm_vmw_get_3d_cap_arg::max_size">max_size</dfn>;</td></tr>
<tr><th id="586">586</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_get_3d_cap_arg::pad64" title='drm_vmw_get_3d_cap_arg::pad64' data-ref="drm_vmw_get_3d_cap_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="587">587</th><td>};</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">/**</i></td></tr>
<tr><th id="591">591</th><td><i class="doc"> * DRM_VMW_FENCE_WAIT</i></td></tr>
<tr><th id="592">592</th><td><i class="doc"> *</i></td></tr>
<tr><th id="593">593</th><td><i class="doc"> * Waits for a fence object to signal. The wait is interruptible, so that</i></td></tr>
<tr><th id="594">594</th><td><i class="doc"> * signals may be delivered during the interrupt. The wait may timeout,</i></td></tr>
<tr><th id="595">595</th><td><i class="doc"> * in which case the calls returns -EBUSY. If the wait is restarted,</i></td></tr>
<tr><th id="596">596</th><td><i class="doc"> * that is restarting without resetting<span class="command"> @cookie</span>_valid to zero,</i></td></tr>
<tr><th id="597">597</th><td><i class="doc"> * the timeout is computed from the first call.</i></td></tr>
<tr><th id="598">598</th><td><i class="doc"> *</i></td></tr>
<tr><th id="599">599</th><td><i class="doc"> * The flags argument to the DRM_VMW_FENCE_WAIT ioctl indicates what to wait</i></td></tr>
<tr><th id="600">600</th><td><i class="doc"> * on:</i></td></tr>
<tr><th id="601">601</th><td><i class="doc"> * DRM_VMW_FENCE_FLAG_EXEC: All commands ahead of the fence in the command</i></td></tr>
<tr><th id="602">602</th><td><i class="doc"> * stream</i></td></tr>
<tr><th id="603">603</th><td><i class="doc"> * have executed.</i></td></tr>
<tr><th id="604">604</th><td><i class="doc"> * DRM_VMW_FENCE_FLAG_QUERY: All query results resulting from query finish</i></td></tr>
<tr><th id="605">605</th><td><i class="doc"> * commands</i></td></tr>
<tr><th id="606">606</th><td><i class="doc"> * in the buffer given to the EXECBUF ioctl returning the fence object handle</i></td></tr>
<tr><th id="607">607</th><td><i class="doc"> * are available to user-space.</i></td></tr>
<tr><th id="608">608</th><td><i class="doc"> *</i></td></tr>
<tr><th id="609">609</th><td><i class="doc"> * DRM_VMW_WAIT_OPTION_UNREF: If this wait option is given, and the</i></td></tr>
<tr><th id="610">610</th><td><i class="doc"> * fenc wait ioctl returns 0, the fence object has been unreferenced after</i></td></tr>
<tr><th id="611">611</th><td><i class="doc"> * the wait.</i></td></tr>
<tr><th id="612">612</th><td><i class="doc"> */</i></td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_FENCE_FLAG_EXEC" data-ref="_M/DRM_VMW_FENCE_FLAG_EXEC">DRM_VMW_FENCE_FLAG_EXEC</dfn>   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_FENCE_FLAG_QUERY" data-ref="_M/DRM_VMW_FENCE_FLAG_QUERY">DRM_VMW_FENCE_FLAG_QUERY</dfn>  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_WAIT_OPTION_UNREF" data-ref="_M/DRM_VMW_WAIT_OPTION_UNREF">DRM_VMW_WAIT_OPTION_UNREF</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td><i class="doc">/**</i></td></tr>
<tr><th id="620">620</th><td><i class="doc"> * struct drm_vmw_fence_wait_arg</i></td></tr>
<tr><th id="621">621</th><td><i class="doc"> *</i></td></tr>
<tr><th id="622">622</th><td><i class="doc"> *<span class="command"> @handle</span>: Fence object handle as returned by the DRM_VMW_EXECBUF ioctl.</i></td></tr>
<tr><th id="623">623</th><td><i class="doc"> *<span class="command"> @cookie</span>_valid: Must be reset to 0 on first call. Left alone on restart.</i></td></tr>
<tr><th id="624">624</th><td><i class="doc"> *<span class="command"> @kernel</span>_cookie: Set to 0 on first call. Left alone on restart.</i></td></tr>
<tr><th id="625">625</th><td><i class="doc"> *<span class="command"> @timeout</span>_us: Wait timeout in microseconds. 0 for indefinite timeout.</i></td></tr>
<tr><th id="626">626</th><td><i class="doc"> *<span class="command"> @lazy</span>: Set to 1 if timing is not critical. Allow more than a kernel tick</i></td></tr>
<tr><th id="627">627</th><td><i class="doc"> * before returning.</i></td></tr>
<tr><th id="628">628</th><td><i class="doc"> *<span class="command"> @flags</span>: Fence flags to wait on.</i></td></tr>
<tr><th id="629">629</th><td><i class="doc"> *<span class="command"> @wait</span>_options: Options that control the behaviour of the wait ioctl.</i></td></tr>
<tr><th id="630">630</th><td><i class="doc"> *</i></td></tr>
<tr><th id="631">631</th><td><i class="doc"> * Input argument to the DRM_VMW_FENCE_WAIT ioctl.</i></td></tr>
<tr><th id="632">632</th><td><i class="doc"> */</i></td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_fence_wait_arg" title='drm_vmw_fence_wait_arg' data-ref="drm_vmw_fence_wait_arg">drm_vmw_fence_wait_arg</dfn> {</td></tr>
<tr><th id="635">635</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_wait_arg::handle" title='drm_vmw_fence_wait_arg::handle' data-ref="drm_vmw_fence_wait_arg::handle">handle</dfn>;</td></tr>
<tr><th id="636">636</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a>  <dfn class="decl field" id="drm_vmw_fence_wait_arg::cookie_valid" title='drm_vmw_fence_wait_arg::cookie_valid' data-ref="drm_vmw_fence_wait_arg::cookie_valid">cookie_valid</dfn>;</td></tr>
<tr><th id="637">637</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_fence_wait_arg::kernel_cookie" title='drm_vmw_fence_wait_arg::kernel_cookie' data-ref="drm_vmw_fence_wait_arg::kernel_cookie">kernel_cookie</dfn>;</td></tr>
<tr><th id="638">638</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_fence_wait_arg::timeout_us" title='drm_vmw_fence_wait_arg::timeout_us' data-ref="drm_vmw_fence_wait_arg::timeout_us">timeout_us</dfn>;</td></tr>
<tr><th id="639">639</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_fence_wait_arg::lazy" title='drm_vmw_fence_wait_arg::lazy' data-ref="drm_vmw_fence_wait_arg::lazy">lazy</dfn>;</td></tr>
<tr><th id="640">640</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_fence_wait_arg::flags" title='drm_vmw_fence_wait_arg::flags' data-ref="drm_vmw_fence_wait_arg::flags">flags</dfn>;</td></tr>
<tr><th id="641">641</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_fence_wait_arg::wait_options" title='drm_vmw_fence_wait_arg::wait_options' data-ref="drm_vmw_fence_wait_arg::wait_options">wait_options</dfn>;</td></tr>
<tr><th id="642">642</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_fence_wait_arg::pad64" title='drm_vmw_fence_wait_arg::pad64' data-ref="drm_vmw_fence_wait_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="643">643</th><td>};</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="646">646</th><td><i class="doc">/**</i></td></tr>
<tr><th id="647">647</th><td><i class="doc"> * DRM_VMW_FENCE_SIGNALED</i></td></tr>
<tr><th id="648">648</th><td><i class="doc"> *</i></td></tr>
<tr><th id="649">649</th><td><i class="doc"> * Checks if a fence object is signaled..</i></td></tr>
<tr><th id="650">650</th><td><i class="doc"> */</i></td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><i class="doc">/**</i></td></tr>
<tr><th id="653">653</th><td><i class="doc"> * struct drm_vmw_fence_signaled_arg</i></td></tr>
<tr><th id="654">654</th><td><i class="doc"> *</i></td></tr>
<tr><th id="655">655</th><td><i class="doc"> *<span class="command"> @handle</span>: Fence object handle as returned by the DRM_VMW_EXECBUF ioctl.</i></td></tr>
<tr><th id="656">656</th><td><i class="doc"> *<span class="command"> @flags</span>: Fence object flags input to DRM_VMW_FENCE_SIGNALED ioctl</i></td></tr>
<tr><th id="657">657</th><td><i class="doc"> *<span class="command"> @signaled</span>: Out: Flags signaled.</i></td></tr>
<tr><th id="658">658</th><td><i class="doc"> *<span class="command"> @sequence</span>: Out: Highest sequence passed so far. Can be used to signal the</i></td></tr>
<tr><th id="659">659</th><td><i class="doc"> * EXEC flag of user-space fence objects.</i></td></tr>
<tr><th id="660">660</th><td><i class="doc"> *</i></td></tr>
<tr><th id="661">661</th><td><i class="doc"> * Input/Output argument to the DRM_VMW_FENCE_SIGNALED and DRM_VMW_FENCE_UNREF</i></td></tr>
<tr><th id="662">662</th><td><i class="doc"> * ioctls.</i></td></tr>
<tr><th id="663">663</th><td><i class="doc"> */</i></td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_fence_signaled_arg" title='drm_vmw_fence_signaled_arg' data-ref="drm_vmw_fence_signaled_arg">drm_vmw_fence_signaled_arg</dfn> {</td></tr>
<tr><th id="666">666</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_signaled_arg::handle" title='drm_vmw_fence_signaled_arg::handle' data-ref="drm_vmw_fence_signaled_arg::handle">handle</dfn>;</td></tr>
<tr><th id="667">667</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_signaled_arg::flags" title='drm_vmw_fence_signaled_arg::flags' data-ref="drm_vmw_fence_signaled_arg::flags">flags</dfn>;</td></tr>
<tr><th id="668">668</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_fence_signaled_arg::signaled" title='drm_vmw_fence_signaled_arg::signaled' data-ref="drm_vmw_fence_signaled_arg::signaled">signaled</dfn>;</td></tr>
<tr><th id="669">669</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_signaled_arg::passed_seqno" title='drm_vmw_fence_signaled_arg::passed_seqno' data-ref="drm_vmw_fence_signaled_arg::passed_seqno">passed_seqno</dfn>;</td></tr>
<tr><th id="670">670</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_signaled_arg::signaled_flags" title='drm_vmw_fence_signaled_arg::signaled_flags' data-ref="drm_vmw_fence_signaled_arg::signaled_flags">signaled_flags</dfn>;</td></tr>
<tr><th id="671">671</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_signaled_arg::pad64" title='drm_vmw_fence_signaled_arg::pad64' data-ref="drm_vmw_fence_signaled_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="672">672</th><td>};</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="675">675</th><td><i class="doc">/**</i></td></tr>
<tr><th id="676">676</th><td><i class="doc"> * DRM_VMW_FENCE_UNREF</i></td></tr>
<tr><th id="677">677</th><td><i class="doc"> *</i></td></tr>
<tr><th id="678">678</th><td><i class="doc"> * Unreferences a fence object, and causes it to be destroyed if there are no</i></td></tr>
<tr><th id="679">679</th><td><i class="doc"> * other references to it.</i></td></tr>
<tr><th id="680">680</th><td><i class="doc"> *</i></td></tr>
<tr><th id="681">681</th><td><i class="doc"> */</i></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><i class="doc">/**</i></td></tr>
<tr><th id="684">684</th><td><i class="doc"> * struct drm_vmw_fence_arg</i></td></tr>
<tr><th id="685">685</th><td><i class="doc"> *</i></td></tr>
<tr><th id="686">686</th><td><i class="doc"> *<span class="command"> @handle</span>: Fence object handle as returned by the DRM_VMW_EXECBUF ioctl.</i></td></tr>
<tr><th id="687">687</th><td><i class="doc"> *</i></td></tr>
<tr><th id="688">688</th><td><i class="doc"> * Input/Output argument to the DRM_VMW_FENCE_UNREF ioctl..</i></td></tr>
<tr><th id="689">689</th><td><i class="doc"> */</i></td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_fence_arg" title='drm_vmw_fence_arg' data-ref="drm_vmw_fence_arg">drm_vmw_fence_arg</dfn> {</td></tr>
<tr><th id="692">692</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_arg::handle" title='drm_vmw_fence_arg::handle' data-ref="drm_vmw_fence_arg::handle">handle</dfn>;</td></tr>
<tr><th id="693">693</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_arg::pad64" title='drm_vmw_fence_arg::pad64' data-ref="drm_vmw_fence_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="694">694</th><td>};</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="698">698</th><td><i class="doc">/**</i></td></tr>
<tr><th id="699">699</th><td><i class="doc"> * DRM_VMW_FENCE_EVENT</i></td></tr>
<tr><th id="700">700</th><td><i class="doc"> *</i></td></tr>
<tr><th id="701">701</th><td><i class="doc"> * Queues an event on a fence to be delivered on the drm character device</i></td></tr>
<tr><th id="702">702</th><td><i class="doc"> * when the fence has signaled the DRM_VMW_FENCE_FLAG_EXEC flag.</i></td></tr>
<tr><th id="703">703</th><td><i class="doc"> * Optionally the approximate time when the fence signaled is</i></td></tr>
<tr><th id="704">704</th><td><i class="doc"> * given by the event.</i></td></tr>
<tr><th id="705">705</th><td><i class="doc"> */</i></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><i>/*</i></td></tr>
<tr><th id="708">708</th><td><i> * The event type</i></td></tr>
<tr><th id="709">709</th><td><i> */</i></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_EVENT_FENCE_SIGNALED" data-ref="_M/DRM_VMW_EVENT_FENCE_SIGNALED">DRM_VMW_EVENT_FENCE_SIGNALED</dfn> 0x80000000</u></td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_event_fence" title='drm_vmw_event_fence' data-ref="drm_vmw_event_fence">drm_vmw_event_fence</dfn> {</td></tr>
<tr><th id="713">713</th><td>	<b>struct</b> <a class="type" href="drm.h.html#drm_event" title='drm_event' data-ref="drm_event">drm_event</a> <dfn class="decl field" id="drm_vmw_event_fence::base" title='drm_vmw_event_fence::base' data-ref="drm_vmw_event_fence::base">base</dfn>;</td></tr>
<tr><th id="714">714</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_event_fence::user_data" title='drm_vmw_event_fence::user_data' data-ref="drm_vmw_event_fence::user_data">user_data</dfn>;</td></tr>
<tr><th id="715">715</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_event_fence::tv_sec" title='drm_vmw_event_fence::tv_sec' data-ref="drm_vmw_event_fence::tv_sec">tv_sec</dfn>;</td></tr>
<tr><th id="716">716</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_event_fence::tv_usec" title='drm_vmw_event_fence::tv_usec' data-ref="drm_vmw_event_fence::tv_usec">tv_usec</dfn>;</td></tr>
<tr><th id="717">717</th><td>};</td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><i>/*</i></td></tr>
<tr><th id="720">720</th><td><i> * Flags that may be given to the command.</i></td></tr>
<tr><th id="721">721</th><td><i> */</i></td></tr>
<tr><th id="722">722</th><td><i>/* Request fence signaled time on the event. */</i></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/DRM_VMW_FE_FLAG_REQ_TIME" data-ref="_M/DRM_VMW_FE_FLAG_REQ_TIME">DRM_VMW_FE_FLAG_REQ_TIME</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><i class="doc">/**</i></td></tr>
<tr><th id="726">726</th><td><i class="doc"> * struct drm_vmw_fence_event_arg</i></td></tr>
<tr><th id="727">727</th><td><i class="doc"> *</i></td></tr>
<tr><th id="728">728</th><td><i class="doc"> *<span class="command"> @fence</span>_rep: Pointer to fence_rep structure cast to __u64 or 0 if</i></td></tr>
<tr><th id="729">729</th><td><i class="doc"> * the fence is not supposed to be referenced by user-space.</i></td></tr>
<tr><th id="730">730</th><td><i class="doc"> *<span class="command"> @user</span>_info: Info to be delivered with the event.</i></td></tr>
<tr><th id="731">731</th><td><i class="doc"> *<span class="command"> @handle</span>: Attach the event to this fence only.</i></td></tr>
<tr><th id="732">732</th><td><i class="doc"> *<span class="command"> @flags</span>: A set of flags as defined above.</i></td></tr>
<tr><th id="733">733</th><td><i class="doc"> */</i></td></tr>
<tr><th id="734">734</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_fence_event_arg" title='drm_vmw_fence_event_arg' data-ref="drm_vmw_fence_event_arg">drm_vmw_fence_event_arg</dfn> {</td></tr>
<tr><th id="735">735</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_fence_event_arg::fence_rep" title='drm_vmw_fence_event_arg::fence_rep' data-ref="drm_vmw_fence_event_arg::fence_rep">fence_rep</dfn>;</td></tr>
<tr><th id="736">736</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_fence_event_arg::user_data" title='drm_vmw_fence_event_arg::user_data' data-ref="drm_vmw_fence_event_arg::user_data">user_data</dfn>;</td></tr>
<tr><th id="737">737</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_event_arg::handle" title='drm_vmw_fence_event_arg::handle' data-ref="drm_vmw_fence_event_arg::handle">handle</dfn>;</td></tr>
<tr><th id="738">738</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_fence_event_arg::flags" title='drm_vmw_fence_event_arg::flags' data-ref="drm_vmw_fence_event_arg::flags">flags</dfn>;</td></tr>
<tr><th id="739">739</th><td>};</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="743">743</th><td><i class="doc">/**</i></td></tr>
<tr><th id="744">744</th><td><i class="doc"> * DRM_VMW_PRESENT</i></td></tr>
<tr><th id="745">745</th><td><i class="doc"> *</i></td></tr>
<tr><th id="746">746</th><td><i class="doc"> * Executes an SVGA present on a given fb for a given surface. The surface</i></td></tr>
<tr><th id="747">747</th><td><i class="doc"> * is placed on the framebuffer. Cliprects are given relative to the given</i></td></tr>
<tr><th id="748">748</th><td><i class="doc"> * point (the point disignated by dest_{x|y}).</i></td></tr>
<tr><th id="749">749</th><td><i class="doc"> *</i></td></tr>
<tr><th id="750">750</th><td><i class="doc"> */</i></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><i class="doc">/**</i></td></tr>
<tr><th id="753">753</th><td><i class="doc"> * struct drm_vmw_present_arg</i></td></tr>
<tr><th id="754">754</th><td><i class="doc"> *<span class="command"> @fb</span>_id: framebuffer id to present / read back from.</i></td></tr>
<tr><th id="755">755</th><td><i class="doc"> *<span class="command"> @sid</span>: Surface id to present from.</i></td></tr>
<tr><th id="756">756</th><td><i class="doc"> *<span class="command"> @dest</span>_x: X placement coordinate for surface.</i></td></tr>
<tr><th id="757">757</th><td><i class="doc"> *<span class="command"> @dest</span>_y: Y placement coordinate for surface.</i></td></tr>
<tr><th id="758">758</th><td><i class="doc"> *<span class="command"> @clips</span>_ptr: Pointer to an array of clip rects cast to an __u64.</i></td></tr>
<tr><th id="759">759</th><td><i class="doc"> * <span class="command">@num_</span><span class="verb">clips: Number of cliprects given relative to the framebuffer origin,</span></i></td></tr>
<tr><th id="760">760</th><td><i class="doc"> * in the same coordinate space as the frame buffer.</i></td></tr>
<tr><th id="761">761</th><td><i class="doc"> *<span class="command"> @pad64</span>: Unused 64-bit padding.</i></td></tr>
<tr><th id="762">762</th><td><i class="doc"> *</i></td></tr>
<tr><th id="763">763</th><td><i class="doc"> * Input argument to the DRM_VMW_PRESENT ioctl.</i></td></tr>
<tr><th id="764">764</th><td><i class="doc"> */</i></td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_present_arg" title='drm_vmw_present_arg' data-ref="drm_vmw_present_arg">drm_vmw_present_arg</dfn> {</td></tr>
<tr><th id="767">767</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_present_arg::fb_id" title='drm_vmw_present_arg::fb_id' data-ref="drm_vmw_present_arg::fb_id">fb_id</dfn>;</td></tr>
<tr><th id="768">768</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_present_arg::sid" title='drm_vmw_present_arg::sid' data-ref="drm_vmw_present_arg::sid">sid</dfn>;</td></tr>
<tr><th id="769">769</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_present_arg::dest_x" title='drm_vmw_present_arg::dest_x' data-ref="drm_vmw_present_arg::dest_x">dest_x</dfn>;</td></tr>
<tr><th id="770">770</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__s32" title='__s32' data-type='int' data-ref="__s32">__s32</a> <dfn class="decl field" id="drm_vmw_present_arg::dest_y" title='drm_vmw_present_arg::dest_y' data-ref="drm_vmw_present_arg::dest_y">dest_y</dfn>;</td></tr>
<tr><th id="771">771</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_present_arg::clips_ptr" title='drm_vmw_present_arg::clips_ptr' data-ref="drm_vmw_present_arg::clips_ptr">clips_ptr</dfn>;</td></tr>
<tr><th id="772">772</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_present_arg::num_clips" title='drm_vmw_present_arg::num_clips' data-ref="drm_vmw_present_arg::num_clips">num_clips</dfn>;</td></tr>
<tr><th id="773">773</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_present_arg::pad64" title='drm_vmw_present_arg::pad64' data-ref="drm_vmw_present_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="774">774</th><td>};</td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="778">778</th><td><i class="doc">/**</i></td></tr>
<tr><th id="779">779</th><td><i class="doc"> * DRM_VMW_PRESENT_READBACK</i></td></tr>
<tr><th id="780">780</th><td><i class="doc"> *</i></td></tr>
<tr><th id="781">781</th><td><i class="doc"> * Executes an SVGA present readback from a given fb to the dma buffer</i></td></tr>
<tr><th id="782">782</th><td><i class="doc"> * currently bound as the fb. If there is no dma buffer bound to the fb,</i></td></tr>
<tr><th id="783">783</th><td><i class="doc"> * an error will be returned.</i></td></tr>
<tr><th id="784">784</th><td><i class="doc"> *</i></td></tr>
<tr><th id="785">785</th><td><i class="doc"> */</i></td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td><i class="doc">/**</i></td></tr>
<tr><th id="788">788</th><td><i class="doc"> * struct drm_vmw_present_arg</i></td></tr>
<tr><th id="789">789</th><td><i class="doc"> *<span class="command"> @fb</span>_id: fb_id to present / read back from.</i></td></tr>
<tr><th id="790">790</th><td><i class="doc"> * <span class="command">@num_</span><span class="verb">clips: Number of cliprects.</span></i></td></tr>
<tr><th id="791">791</th><td><i class="doc"> *<span class="command"> @clips</span>_ptr: Pointer to an array of clip rects cast to an __u64.</i></td></tr>
<tr><th id="792">792</th><td><i class="doc"> *<span class="command"> @fence</span>_rep: Pointer to a struct drm_vmw_fence_rep, cast to an __u64.</i></td></tr>
<tr><th id="793">793</th><td><i class="doc"> * If this member is NULL, then the ioctl should not return a fence.</i></td></tr>
<tr><th id="794">794</th><td><i class="doc"> */</i></td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_present_readback_arg" title='drm_vmw_present_readback_arg' data-ref="drm_vmw_present_readback_arg">drm_vmw_present_readback_arg</dfn> {</td></tr>
<tr><th id="797">797</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_present_readback_arg::fb_id" title='drm_vmw_present_readback_arg::fb_id' data-ref="drm_vmw_present_readback_arg::fb_id">fb_id</dfn>;</td></tr>
<tr><th id="798">798</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_present_readback_arg::num_clips" title='drm_vmw_present_readback_arg::num_clips' data-ref="drm_vmw_present_readback_arg::num_clips">num_clips</dfn>;</td></tr>
<tr><th id="799">799</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_present_readback_arg::clips_ptr" title='drm_vmw_present_readback_arg::clips_ptr' data-ref="drm_vmw_present_readback_arg::clips_ptr">clips_ptr</dfn>;</td></tr>
<tr><th id="800">800</th><td>	 <a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_present_readback_arg::fence_rep" title='drm_vmw_present_readback_arg::fence_rep' data-ref="drm_vmw_present_readback_arg::fence_rep">fence_rep</dfn>;</td></tr>
<tr><th id="801">801</th><td>};</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="804">804</th><td><i class="doc">/**</i></td></tr>
<tr><th id="805">805</th><td><i class="doc"> * DRM_VMW_UPDATE_LAYOUT - Update layout</i></td></tr>
<tr><th id="806">806</th><td><i class="doc"> *</i></td></tr>
<tr><th id="807">807</th><td><i class="doc"> * Updates the preferred modes and connection status for connectors. The</i></td></tr>
<tr><th id="808">808</th><td><i class="doc"> * command consists of one drm_vmw_update_layout_arg pointing to an array</i></td></tr>
<tr><th id="809">809</th><td><i class="doc"> * of num_outputs drm_vmw_rect's.</i></td></tr>
<tr><th id="810">810</th><td><i class="doc"> */</i></td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td><i class="doc">/**</i></td></tr>
<tr><th id="813">813</th><td><i class="doc"> * struct drm_vmw_update_layout_arg</i></td></tr>
<tr><th id="814">814</th><td><i class="doc"> *</i></td></tr>
<tr><th id="815">815</th><td><i class="doc"> * <span class="command">@num_</span><span class="verb">outputs: number of active connectors</span></i></td></tr>
<tr><th id="816">816</th><td><i class="doc"> *<span class="command"> @rects</span>: pointer to array of drm_vmw_rect cast to an __u64</i></td></tr>
<tr><th id="817">817</th><td><i class="doc"> *</i></td></tr>
<tr><th id="818">818</th><td><i class="doc"> * Input argument to the DRM_VMW_UPDATE_LAYOUT Ioctl.</i></td></tr>
<tr><th id="819">819</th><td><i class="doc"> */</i></td></tr>
<tr><th id="820">820</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_update_layout_arg" title='drm_vmw_update_layout_arg' data-ref="drm_vmw_update_layout_arg">drm_vmw_update_layout_arg</dfn> {</td></tr>
<tr><th id="821">821</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_update_layout_arg::num_outputs" title='drm_vmw_update_layout_arg::num_outputs' data-ref="drm_vmw_update_layout_arg::num_outputs">num_outputs</dfn>;</td></tr>
<tr><th id="822">822</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_update_layout_arg::pad64" title='drm_vmw_update_layout_arg::pad64' data-ref="drm_vmw_update_layout_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="823">823</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_update_layout_arg::rects" title='drm_vmw_update_layout_arg::rects' data-ref="drm_vmw_update_layout_arg::rects">rects</dfn>;</td></tr>
<tr><th id="824">824</th><td>};</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="828">828</th><td><i class="doc">/**</i></td></tr>
<tr><th id="829">829</th><td><i class="doc"> * DRM_VMW_CREATE_SHADER - Create shader</i></td></tr>
<tr><th id="830">830</th><td><i class="doc"> *</i></td></tr>
<tr><th id="831">831</th><td><i class="doc"> * Creates a shader and optionally binds it to a dma buffer containing</i></td></tr>
<tr><th id="832">832</th><td><i class="doc"> * the shader byte-code.</i></td></tr>
<tr><th id="833">833</th><td><i class="doc"> */</i></td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td><i class="doc">/**</i></td></tr>
<tr><th id="836">836</th><td><i class="doc"> * enum drm_vmw_shader_type - Shader types</i></td></tr>
<tr><th id="837">837</th><td><i class="doc"> */</i></td></tr>
<tr><th id="838">838</th><td><b>enum</b> <dfn class="type def" id="drm_vmw_shader_type" title='drm_vmw_shader_type' data-ref="drm_vmw_shader_type">drm_vmw_shader_type</dfn> {</td></tr>
<tr><th id="839">839</th><td>	<dfn class="enum" id="drm_vmw_shader_type_vs" title='drm_vmw_shader_type_vs' data-ref="drm_vmw_shader_type_vs">drm_vmw_shader_type_vs</dfn> = <var>0</var>,</td></tr>
<tr><th id="840">840</th><td>	<dfn class="enum" id="drm_vmw_shader_type_ps" title='drm_vmw_shader_type_ps' data-ref="drm_vmw_shader_type_ps">drm_vmw_shader_type_ps</dfn>,</td></tr>
<tr><th id="841">841</th><td>};</td></tr>
<tr><th id="842">842</th><td></td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><i class="doc">/**</i></td></tr>
<tr><th id="845">845</th><td><i class="doc"> * struct drm_vmw_shader_create_arg</i></td></tr>
<tr><th id="846">846</th><td><i class="doc"> *</i></td></tr>
<tr><th id="847">847</th><td><i class="doc"> *<span class="command"> @shader</span>_type: Shader type of the shader to create.</i></td></tr>
<tr><th id="848">848</th><td><i class="doc"> *<span class="command"> @size</span>: Size of the byte-code in bytes.</i></td></tr>
<tr><th id="849">849</th><td><i class="doc"> * where the shader byte-code starts</i></td></tr>
<tr><th id="850">850</th><td><i class="doc"> *<span class="command"> @buffer</span>_handle: Buffer handle identifying the buffer containing the</i></td></tr>
<tr><th id="851">851</th><td><i class="doc"> * shader byte-code</i></td></tr>
<tr><th id="852">852</th><td><i class="doc"> *<span class="command"> @shader</span>_handle: On successful completion contains a handle that</i></td></tr>
<tr><th id="853">853</th><td><i class="doc"> * can be used to subsequently identify the shader.</i></td></tr>
<tr><th id="854">854</th><td><i class="doc"> *<span class="command"> @offset</span>: Offset in bytes into the buffer given by<span class="command"> @buffer</span>_handle,</i></td></tr>
<tr><th id="855">855</th><td><i class="doc"> *</i></td></tr>
<tr><th id="856">856</th><td><i class="doc"> * Input / Output argument to the DRM_VMW_CREATE_SHADER Ioctl.</i></td></tr>
<tr><th id="857">857</th><td><i class="doc"> */</i></td></tr>
<tr><th id="858">858</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_shader_create_arg" title='drm_vmw_shader_create_arg' data-ref="drm_vmw_shader_create_arg">drm_vmw_shader_create_arg</dfn> {</td></tr>
<tr><th id="859">859</th><td>	<b>enum</b> <a class="type" href="#drm_vmw_shader_type" title='drm_vmw_shader_type' data-ref="drm_vmw_shader_type">drm_vmw_shader_type</a> <dfn class="decl field" id="drm_vmw_shader_create_arg::shader_type" title='drm_vmw_shader_create_arg::shader_type' data-ref="drm_vmw_shader_create_arg::shader_type">shader_type</dfn>;</td></tr>
<tr><th id="860">860</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_shader_create_arg::size" title='drm_vmw_shader_create_arg::size' data-ref="drm_vmw_shader_create_arg::size">size</dfn>;</td></tr>
<tr><th id="861">861</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_shader_create_arg::buffer_handle" title='drm_vmw_shader_create_arg::buffer_handle' data-ref="drm_vmw_shader_create_arg::buffer_handle">buffer_handle</dfn>;</td></tr>
<tr><th id="862">862</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_shader_create_arg::shader_handle" title='drm_vmw_shader_create_arg::shader_handle' data-ref="drm_vmw_shader_create_arg::shader_handle">shader_handle</dfn>;</td></tr>
<tr><th id="863">863</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_shader_create_arg::offset" title='drm_vmw_shader_create_arg::offset' data-ref="drm_vmw_shader_create_arg::offset">offset</dfn>;</td></tr>
<tr><th id="864">864</th><td>};</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="867">867</th><td><i class="doc">/**</i></td></tr>
<tr><th id="868">868</th><td><i class="doc"> * DRM_VMW_UNREF_SHADER - Unreferences a shader</i></td></tr>
<tr><th id="869">869</th><td><i class="doc"> *</i></td></tr>
<tr><th id="870">870</th><td><i class="doc"> * Destroys a user-space reference to a shader, optionally destroying</i></td></tr>
<tr><th id="871">871</th><td><i class="doc"> * it.</i></td></tr>
<tr><th id="872">872</th><td><i class="doc"> */</i></td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><i class="doc">/**</i></td></tr>
<tr><th id="875">875</th><td><i class="doc"> * struct drm_vmw_shader_arg</i></td></tr>
<tr><th id="876">876</th><td><i class="doc"> *</i></td></tr>
<tr><th id="877">877</th><td><i class="doc"> *<span class="command"> @handle</span>: Handle identifying the shader to destroy.</i></td></tr>
<tr><th id="878">878</th><td><i class="doc"> *</i></td></tr>
<tr><th id="879">879</th><td><i class="doc"> * Input argument to the DRM_VMW_UNREF_SHADER ioctl.</i></td></tr>
<tr><th id="880">880</th><td><i class="doc"> */</i></td></tr>
<tr><th id="881">881</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_shader_arg" title='drm_vmw_shader_arg' data-ref="drm_vmw_shader_arg">drm_vmw_shader_arg</dfn> {</td></tr>
<tr><th id="882">882</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_shader_arg::handle" title='drm_vmw_shader_arg::handle' data-ref="drm_vmw_shader_arg::handle">handle</dfn>;</td></tr>
<tr><th id="883">883</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_shader_arg::pad64" title='drm_vmw_shader_arg::pad64' data-ref="drm_vmw_shader_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="884">884</th><td>};</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="887">887</th><td><i class="doc">/**</i></td></tr>
<tr><th id="888">888</th><td><i class="doc"> * DRM_VMW_GB_SURFACE_CREATE - Create a host guest-backed surface.</i></td></tr>
<tr><th id="889">889</th><td><i class="doc"> *</i></td></tr>
<tr><th id="890">890</th><td><i class="doc"> * Allocates a surface handle and queues a create surface command</i></td></tr>
<tr><th id="891">891</th><td><i class="doc"> * for the host on the first use of the surface. The surface ID can</i></td></tr>
<tr><th id="892">892</th><td><i class="doc"> * be used as the surface ID in commands referencing the surface.</i></td></tr>
<tr><th id="893">893</th><td><i class="doc"> */</i></td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><i class="doc">/**</i></td></tr>
<tr><th id="896">896</th><td><i class="doc"> * enum drm_vmw_surface_flags</i></td></tr>
<tr><th id="897">897</th><td><i class="doc"> *</i></td></tr>
<tr><th id="898">898</th><td><i class="doc"> *<span class="command"> @drm</span>_vmw_surface_flag_shareable:     Whether the surface is shareable</i></td></tr>
<tr><th id="899">899</th><td><i class="doc"> *<span class="command"> @drm</span>_vmw_surface_flag_scanout:       Whether the surface is a scanout</i></td></tr>
<tr><th id="900">900</th><td><i class="doc"> *                                      surface.</i></td></tr>
<tr><th id="901">901</th><td><i class="doc"> *<span class="command"> @drm</span>_vmw_surface_flag_create_buffer: Create a backup buffer if none is</i></td></tr>
<tr><th id="902">902</th><td><i class="doc"> *                                      given.</i></td></tr>
<tr><th id="903">903</th><td><i class="doc"> */</i></td></tr>
<tr><th id="904">904</th><td><b>enum</b> <dfn class="type def" id="drm_vmw_surface_flags" title='drm_vmw_surface_flags' data-ref="drm_vmw_surface_flags">drm_vmw_surface_flags</dfn> {</td></tr>
<tr><th id="905">905</th><td>	<dfn class="enum" id="drm_vmw_surface_flag_shareable" title='drm_vmw_surface_flag_shareable' data-ref="drm_vmw_surface_flag_shareable">drm_vmw_surface_flag_shareable</dfn> = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="906">906</th><td>	<dfn class="enum" id="drm_vmw_surface_flag_scanout" title='drm_vmw_surface_flag_scanout' data-ref="drm_vmw_surface_flag_scanout">drm_vmw_surface_flag_scanout</dfn> = (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="907">907</th><td>	<dfn class="enum" id="drm_vmw_surface_flag_create_buffer" title='drm_vmw_surface_flag_create_buffer' data-ref="drm_vmw_surface_flag_create_buffer">drm_vmw_surface_flag_create_buffer</dfn> = (<var>1</var> &lt;&lt; <var>2</var>)</td></tr>
<tr><th id="908">908</th><td>};</td></tr>
<tr><th id="909">909</th><td></td></tr>
<tr><th id="910">910</th><td><i class="doc">/**</i></td></tr>
<tr><th id="911">911</th><td><i class="doc"> * struct drm_vmw_gb_surface_create_req</i></td></tr>
<tr><th id="912">912</th><td><i class="doc"> *</i></td></tr>
<tr><th id="913">913</th><td><i class="doc"> *<span class="command"> @svga3d</span>_flags:     SVGA3d surface flags for the device.</i></td></tr>
<tr><th id="914">914</th><td><i class="doc"> *<span class="command"> @format</span>:           SVGA3d format.</i></td></tr>
<tr><th id="915">915</th><td><i class="doc"> *<span class="command"> @mip</span>_level:        Number of mip levels for all faces.</i></td></tr>
<tr><th id="916">916</th><td><i class="doc"> *<span class="command"> @drm</span>_surface_flags Flags as described above.</i></td></tr>
<tr><th id="917">917</th><td><i class="doc"> *<span class="command"> @multisample</span>_count Future use. Set to 0.</i></td></tr>
<tr><th id="918">918</th><td><i class="doc"> *<span class="command"> @autogen</span>_filter    Future use. Set to 0.</i></td></tr>
<tr><th id="919">919</th><td><i class="doc"> *<span class="command"> @buffer</span>_handle     Buffer handle of backup buffer. SVGA3D_INVALID_ID</i></td></tr>
<tr><th id="920">920</th><td><i class="doc"> *                    if none.</i></td></tr>
<tr><th id="921">921</th><td><i class="doc"> *<span class="command"> @base</span>_size         Size of the base mip level for all faces.</i></td></tr>
<tr><th id="922">922</th><td><i class="doc"> *<span class="command"> @array</span>_size        Must be zero for non-DX hardware, and if non-zero</i></td></tr>
<tr><th id="923">923</th><td><i class="doc"> *                    svga3d_flags must have proper bind flags setup.</i></td></tr>
<tr><th id="924">924</th><td><i class="doc"> *</i></td></tr>
<tr><th id="925">925</th><td><i class="doc"> * Input argument to the  DRM_VMW_GB_SURFACE_CREATE Ioctl.</i></td></tr>
<tr><th id="926">926</th><td><i class="doc"> * Part of output argument for the DRM_VMW_GB_SURFACE_REF Ioctl.</i></td></tr>
<tr><th id="927">927</th><td><i class="doc"> */</i></td></tr>
<tr><th id="928">928</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_gb_surface_create_req" title='drm_vmw_gb_surface_create_req' data-ref="drm_vmw_gb_surface_create_req">drm_vmw_gb_surface_create_req</dfn> {</td></tr>
<tr><th id="929">929</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_req::svga3d_flags" title='drm_vmw_gb_surface_create_req::svga3d_flags' data-ref="drm_vmw_gb_surface_create_req::svga3d_flags">svga3d_flags</dfn>;</td></tr>
<tr><th id="930">930</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_req::format" title='drm_vmw_gb_surface_create_req::format' data-ref="drm_vmw_gb_surface_create_req::format">format</dfn>;</td></tr>
<tr><th id="931">931</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_req::mip_levels" title='drm_vmw_gb_surface_create_req::mip_levels' data-ref="drm_vmw_gb_surface_create_req::mip_levels">mip_levels</dfn>;</td></tr>
<tr><th id="932">932</th><td>	<b>enum</b> <a class="type" href="#drm_vmw_surface_flags" title='drm_vmw_surface_flags' data-ref="drm_vmw_surface_flags">drm_vmw_surface_flags</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_req::drm_surface_flags" title='drm_vmw_gb_surface_create_req::drm_surface_flags' data-ref="drm_vmw_gb_surface_create_req::drm_surface_flags">drm_surface_flags</dfn>;</td></tr>
<tr><th id="933">933</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_req::multisample_count" title='drm_vmw_gb_surface_create_req::multisample_count' data-ref="drm_vmw_gb_surface_create_req::multisample_count">multisample_count</dfn>;</td></tr>
<tr><th id="934">934</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_req::autogen_filter" title='drm_vmw_gb_surface_create_req::autogen_filter' data-ref="drm_vmw_gb_surface_create_req::autogen_filter">autogen_filter</dfn>;</td></tr>
<tr><th id="935">935</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_req::buffer_handle" title='drm_vmw_gb_surface_create_req::buffer_handle' data-ref="drm_vmw_gb_surface_create_req::buffer_handle">buffer_handle</dfn>;</td></tr>
<tr><th id="936">936</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_req::array_size" title='drm_vmw_gb_surface_create_req::array_size' data-ref="drm_vmw_gb_surface_create_req::array_size">array_size</dfn>;</td></tr>
<tr><th id="937">937</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_size" title='drm_vmw_size' data-ref="drm_vmw_size">drm_vmw_size</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_req::base_size" title='drm_vmw_gb_surface_create_req::base_size' data-ref="drm_vmw_gb_surface_create_req::base_size">base_size</dfn>;</td></tr>
<tr><th id="938">938</th><td>};</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><i class="doc">/**</i></td></tr>
<tr><th id="941">941</th><td><i class="doc"> * struct drm_vmw_gb_surface_create_rep</i></td></tr>
<tr><th id="942">942</th><td><i class="doc"> *</i></td></tr>
<tr><th id="943">943</th><td><i class="doc"> *<span class="command"> @handle</span>:            Surface handle.</i></td></tr>
<tr><th id="944">944</th><td><i class="doc"> *<span class="command"> @backup</span>_size:       Size of backup buffers for this surface.</i></td></tr>
<tr><th id="945">945</th><td><i class="doc"> *<span class="command"> @buffer</span>_handle:     Handle of backup buffer. SVGA3D_INVALID_ID if none.</i></td></tr>
<tr><th id="946">946</th><td><i class="doc"> *<span class="command"> @buffer</span>_size:       Actual size of the buffer identified by</i></td></tr>
<tr><th id="947">947</th><td><i class="doc"> *                    <span class="command"> @buffer</span>_handle</i></td></tr>
<tr><th id="948">948</th><td><i class="doc"> *<span class="command"> @buffer</span>_map_handle: Offset into device address space for the buffer</i></td></tr>
<tr><th id="949">949</th><td><i class="doc"> *                     identified by<span class="command"> @buffer</span>_handle.</i></td></tr>
<tr><th id="950">950</th><td><i class="doc"> *</i></td></tr>
<tr><th id="951">951</th><td><i class="doc"> * Part of output argument for the DRM_VMW_GB_SURFACE_REF ioctl.</i></td></tr>
<tr><th id="952">952</th><td><i class="doc"> * Output argument for the DRM_VMW_GB_SURFACE_CREATE ioctl.</i></td></tr>
<tr><th id="953">953</th><td><i class="doc"> */</i></td></tr>
<tr><th id="954">954</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_gb_surface_create_rep" title='drm_vmw_gb_surface_create_rep' data-ref="drm_vmw_gb_surface_create_rep">drm_vmw_gb_surface_create_rep</dfn> {</td></tr>
<tr><th id="955">955</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_rep::handle" title='drm_vmw_gb_surface_create_rep::handle' data-ref="drm_vmw_gb_surface_create_rep::handle">handle</dfn>;</td></tr>
<tr><th id="956">956</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_rep::backup_size" title='drm_vmw_gb_surface_create_rep::backup_size' data-ref="drm_vmw_gb_surface_create_rep::backup_size">backup_size</dfn>;</td></tr>
<tr><th id="957">957</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_rep::buffer_handle" title='drm_vmw_gb_surface_create_rep::buffer_handle' data-ref="drm_vmw_gb_surface_create_rep::buffer_handle">buffer_handle</dfn>;</td></tr>
<tr><th id="958">958</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_rep::buffer_size" title='drm_vmw_gb_surface_create_rep::buffer_size' data-ref="drm_vmw_gb_surface_create_rep::buffer_size">buffer_size</dfn>;</td></tr>
<tr><th id="959">959</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u64" title='__u64' data-type='unsigned long long' data-ref="__u64">__u64</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_rep::buffer_map_handle" title='drm_vmw_gb_surface_create_rep::buffer_map_handle' data-ref="drm_vmw_gb_surface_create_rep::buffer_map_handle">buffer_map_handle</dfn>;</td></tr>
<tr><th id="960">960</th><td>};</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><i class="doc">/**</i></td></tr>
<tr><th id="963">963</th><td><i class="doc"> * union drm_vmw_gb_surface_create_arg</i></td></tr>
<tr><th id="964">964</th><td><i class="doc"> *</i></td></tr>
<tr><th id="965">965</th><td><i class="doc"> * <span class="command">@req</span>:<span class="verb"> Input argument as described above.</span></i></td></tr>
<tr><th id="966">966</th><td><i class="doc"> * <span class="command">@rep</span>:<span class="verb"> Output argument as described above.</span></i></td></tr>
<tr><th id="967">967</th><td><i class="doc"> *</i></td></tr>
<tr><th id="968">968</th><td><i class="doc"> * Argument to the DRM_VMW_GB_SURFACE_CREATE ioctl.</i></td></tr>
<tr><th id="969">969</th><td><i class="doc"> */</i></td></tr>
<tr><th id="970">970</th><td><b>union</b> <dfn class="type def" id="drm_vmw_gb_surface_create_arg" title='drm_vmw_gb_surface_create_arg' data-ref="drm_vmw_gb_surface_create_arg">drm_vmw_gb_surface_create_arg</dfn> {</td></tr>
<tr><th id="971">971</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_gb_surface_create_rep" title='drm_vmw_gb_surface_create_rep' data-ref="drm_vmw_gb_surface_create_rep">drm_vmw_gb_surface_create_rep</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_arg::rep" title='drm_vmw_gb_surface_create_arg::rep' data-ref="drm_vmw_gb_surface_create_arg::rep">rep</dfn>;</td></tr>
<tr><th id="972">972</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_gb_surface_create_req" title='drm_vmw_gb_surface_create_req' data-ref="drm_vmw_gb_surface_create_req">drm_vmw_gb_surface_create_req</a> <dfn class="decl field" id="drm_vmw_gb_surface_create_arg::req" title='drm_vmw_gb_surface_create_arg::req' data-ref="drm_vmw_gb_surface_create_arg::req">req</dfn>;</td></tr>
<tr><th id="973">973</th><td>};</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="976">976</th><td><i class="doc">/**</i></td></tr>
<tr><th id="977">977</th><td><i class="doc"> * DRM_VMW_GB_SURFACE_REF - Reference a host surface.</i></td></tr>
<tr><th id="978">978</th><td><i class="doc"> *</i></td></tr>
<tr><th id="979">979</th><td><i class="doc"> * Puts a reference on a host surface with a given handle, as previously</i></td></tr>
<tr><th id="980">980</th><td><i class="doc"> * returned by the DRM_VMW_GB_SURFACE_CREATE ioctl.</i></td></tr>
<tr><th id="981">981</th><td><i class="doc"> * A reference will make sure the surface isn't destroyed while we hold</i></td></tr>
<tr><th id="982">982</th><td><i class="doc"> * it and will allow the calling client to use the surface handle in</i></td></tr>
<tr><th id="983">983</th><td><i class="doc"> * the command stream.</i></td></tr>
<tr><th id="984">984</th><td><i class="doc"> *</i></td></tr>
<tr><th id="985">985</th><td><i class="doc"> * On successful return, the Ioctl returns the surface information given</i></td></tr>
<tr><th id="986">986</th><td><i class="doc"> * to and returned from the DRM_VMW_GB_SURFACE_CREATE ioctl.</i></td></tr>
<tr><th id="987">987</th><td><i class="doc"> */</i></td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td><i class="doc">/**</i></td></tr>
<tr><th id="990">990</th><td><i class="doc"> * struct drm_vmw_gb_surface_reference_arg</i></td></tr>
<tr><th id="991">991</th><td><i class="doc"> *</i></td></tr>
<tr><th id="992">992</th><td><i class="doc"> *<span class="command"> @creq</span>: The data used as input when the surface was created, as described</i></td></tr>
<tr><th id="993">993</th><td><i class="doc"> *        above at "struct drm_vmw_gb_surface_create_req"</i></td></tr>
<tr><th id="994">994</th><td><i class="doc"> *<span class="command"> @crep</span>: Additional data output when the surface was created, as described</i></td></tr>
<tr><th id="995">995</th><td><i class="doc"> *        above at "struct drm_vmw_gb_surface_create_rep"</i></td></tr>
<tr><th id="996">996</th><td><i class="doc"> *</i></td></tr>
<tr><th id="997">997</th><td><i class="doc"> * Output Argument to the DRM_VMW_GB_SURFACE_REF ioctl.</i></td></tr>
<tr><th id="998">998</th><td><i class="doc"> */</i></td></tr>
<tr><th id="999">999</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_gb_surface_ref_rep" title='drm_vmw_gb_surface_ref_rep' data-ref="drm_vmw_gb_surface_ref_rep">drm_vmw_gb_surface_ref_rep</dfn> {</td></tr>
<tr><th id="1000">1000</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_gb_surface_create_req" title='drm_vmw_gb_surface_create_req' data-ref="drm_vmw_gb_surface_create_req">drm_vmw_gb_surface_create_req</a> <dfn class="decl field" id="drm_vmw_gb_surface_ref_rep::creq" title='drm_vmw_gb_surface_ref_rep::creq' data-ref="drm_vmw_gb_surface_ref_rep::creq">creq</dfn>;</td></tr>
<tr><th id="1001">1001</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_gb_surface_create_rep" title='drm_vmw_gb_surface_create_rep' data-ref="drm_vmw_gb_surface_create_rep">drm_vmw_gb_surface_create_rep</a> <dfn class="decl field" id="drm_vmw_gb_surface_ref_rep::crep" title='drm_vmw_gb_surface_ref_rep::crep' data-ref="drm_vmw_gb_surface_ref_rep::crep">crep</dfn>;</td></tr>
<tr><th id="1002">1002</th><td>};</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1005">1005</th><td><i class="doc"> * union drm_vmw_gb_surface_reference_arg</i></td></tr>
<tr><th id="1006">1006</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1007">1007</th><td><i class="doc"> * <span class="command">@req</span>:<span class="verb"> Input data as described above at "struct drm_vmw_surface_arg"</span></i></td></tr>
<tr><th id="1008">1008</th><td><i class="doc"> * <span class="command">@rep</span>:<span class="verb"> Output data as described above at "struct drm_vmw_gb_surface_ref_rep"</span></i></td></tr>
<tr><th id="1009">1009</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1010">1010</th><td><i class="doc"> * Argument to the DRM_VMW_GB_SURFACE_REF Ioctl.</i></td></tr>
<tr><th id="1011">1011</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1012">1012</th><td><b>union</b> <dfn class="type def" id="drm_vmw_gb_surface_reference_arg" title='drm_vmw_gb_surface_reference_arg' data-ref="drm_vmw_gb_surface_reference_arg">drm_vmw_gb_surface_reference_arg</dfn> {</td></tr>
<tr><th id="1013">1013</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_gb_surface_ref_rep" title='drm_vmw_gb_surface_ref_rep' data-ref="drm_vmw_gb_surface_ref_rep">drm_vmw_gb_surface_ref_rep</a> <dfn class="decl field" id="drm_vmw_gb_surface_reference_arg::rep" title='drm_vmw_gb_surface_reference_arg::rep' data-ref="drm_vmw_gb_surface_reference_arg::rep">rep</dfn>;</td></tr>
<tr><th id="1014">1014</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_surface_arg" title='drm_vmw_surface_arg' data-ref="drm_vmw_surface_arg">drm_vmw_surface_arg</a> <dfn class="decl field" id="drm_vmw_gb_surface_reference_arg::req" title='drm_vmw_gb_surface_reference_arg::req' data-ref="drm_vmw_gb_surface_reference_arg::req">req</dfn>;</td></tr>
<tr><th id="1015">1015</th><td>};</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="1019">1019</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1020">1020</th><td><i class="doc"> * DRM_VMW_SYNCCPU - Sync a DMA buffer / MOB for CPU access.</i></td></tr>
<tr><th id="1021">1021</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1022">1022</th><td><i class="doc"> * Idles any previously submitted GPU operations on the buffer and</i></td></tr>
<tr><th id="1023">1023</th><td><i class="doc"> * by default blocks command submissions that reference the buffer.</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc"> * If the file descriptor used to grab a blocking CPU sync is closed, the</i></td></tr>
<tr><th id="1025">1025</th><td><i class="doc"> * cpu sync is released.</i></td></tr>
<tr><th id="1026">1026</th><td><i class="doc"> * The flags argument indicates how the grab / release operation should be</i></td></tr>
<tr><th id="1027">1027</th><td><i class="doc"> * performed:</i></td></tr>
<tr><th id="1028">1028</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1031">1031</th><td><i class="doc"> * enum drm_vmw_synccpu_flags - Synccpu flags:</i></td></tr>
<tr><th id="1032">1032</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1033">1033</th><td><i class="doc"> *<span class="command"> @drm</span>_vmw_synccpu_read: Sync for read. If sync is done for read only, it's a</i></td></tr>
<tr><th id="1034">1034</th><td><i class="doc"> * hint to the kernel to allow command submissions that references the buffer</i></td></tr>
<tr><th id="1035">1035</th><td><i class="doc"> * for read-only.</i></td></tr>
<tr><th id="1036">1036</th><td><i class="doc"> *<span class="command"> @drm</span>_vmw_synccpu_write: Sync for write. Block all command submissions</i></td></tr>
<tr><th id="1037">1037</th><td><i class="doc"> * referencing this buffer.</i></td></tr>
<tr><th id="1038">1038</th><td><i class="doc"> *<span class="command"> @drm</span>_vmw_synccpu_dontblock: Dont wait for GPU idle, but rather return</i></td></tr>
<tr><th id="1039">1039</th><td><i class="doc"> * -EBUSY should the buffer be busy.</i></td></tr>
<tr><th id="1040">1040</th><td><i class="doc"> *<span class="command"> @drm</span>_vmw_synccpu_allow_cs: Allow command submission that touches the buffer</i></td></tr>
<tr><th id="1041">1041</th><td><i class="doc"> * while the buffer is synced for CPU. This is similar to the GEM bo idle</i></td></tr>
<tr><th id="1042">1042</th><td><i class="doc"> * behavior.</i></td></tr>
<tr><th id="1043">1043</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1044">1044</th><td><b>enum</b> <dfn class="type def" id="drm_vmw_synccpu_flags" title='drm_vmw_synccpu_flags' data-ref="drm_vmw_synccpu_flags">drm_vmw_synccpu_flags</dfn> {</td></tr>
<tr><th id="1045">1045</th><td>	<dfn class="enum" id="drm_vmw_synccpu_read" title='drm_vmw_synccpu_read' data-ref="drm_vmw_synccpu_read">drm_vmw_synccpu_read</dfn> = (<var>1</var> &lt;&lt; <var>0</var>),</td></tr>
<tr><th id="1046">1046</th><td>	<dfn class="enum" id="drm_vmw_synccpu_write" title='drm_vmw_synccpu_write' data-ref="drm_vmw_synccpu_write">drm_vmw_synccpu_write</dfn> = (<var>1</var> &lt;&lt; <var>1</var>),</td></tr>
<tr><th id="1047">1047</th><td>	<dfn class="enum" id="drm_vmw_synccpu_dontblock" title='drm_vmw_synccpu_dontblock' data-ref="drm_vmw_synccpu_dontblock">drm_vmw_synccpu_dontblock</dfn> = (<var>1</var> &lt;&lt; <var>2</var>),</td></tr>
<tr><th id="1048">1048</th><td>	<dfn class="enum" id="drm_vmw_synccpu_allow_cs" title='drm_vmw_synccpu_allow_cs' data-ref="drm_vmw_synccpu_allow_cs">drm_vmw_synccpu_allow_cs</dfn> = (<var>1</var> &lt;&lt; <var>3</var>)</td></tr>
<tr><th id="1049">1049</th><td>};</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1052">1052</th><td><i class="doc"> * enum drm_vmw_synccpu_op - Synccpu operations:</i></td></tr>
<tr><th id="1053">1053</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1054">1054</th><td><i class="doc"> *<span class="command"> @drm</span>_vmw_synccpu_grab:    Grab the buffer for CPU operations</i></td></tr>
<tr><th id="1055">1055</th><td><i class="doc"> *<span class="command"> @drm</span>_vmw_synccpu_release: Release a previous grab.</i></td></tr>
<tr><th id="1056">1056</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1057">1057</th><td><b>enum</b> <dfn class="type def" id="drm_vmw_synccpu_op" title='drm_vmw_synccpu_op' data-ref="drm_vmw_synccpu_op">drm_vmw_synccpu_op</dfn> {</td></tr>
<tr><th id="1058">1058</th><td>	<dfn class="enum" id="drm_vmw_synccpu_grab" title='drm_vmw_synccpu_grab' data-ref="drm_vmw_synccpu_grab">drm_vmw_synccpu_grab</dfn>,</td></tr>
<tr><th id="1059">1059</th><td>	<dfn class="enum" id="drm_vmw_synccpu_release" title='drm_vmw_synccpu_release' data-ref="drm_vmw_synccpu_release">drm_vmw_synccpu_release</dfn></td></tr>
<tr><th id="1060">1060</th><td>};</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1063">1063</th><td><i class="doc"> * struct drm_vmw_synccpu_arg</i></td></tr>
<tr><th id="1064">1064</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1065">1065</th><td><i class="doc"> *<span class="command"> @op</span><span class="arg">:</span>			     The synccpu operation as described above.</i></td></tr>
<tr><th id="1066">1066</th><td><i class="doc"> *<span class="command"> @handle</span>:		     Handle identifying the buffer object.</i></td></tr>
<tr><th id="1067">1067</th><td><i class="doc"> *<span class="command"> @flags</span>:		     Flags as described above.</i></td></tr>
<tr><th id="1068">1068</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1069">1069</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_synccpu_arg" title='drm_vmw_synccpu_arg' data-ref="drm_vmw_synccpu_arg">drm_vmw_synccpu_arg</dfn> {</td></tr>
<tr><th id="1070">1070</th><td>	<b>enum</b> <a class="type" href="#drm_vmw_synccpu_op" title='drm_vmw_synccpu_op' data-ref="drm_vmw_synccpu_op">drm_vmw_synccpu_op</a> <dfn class="decl field" id="drm_vmw_synccpu_arg::op" title='drm_vmw_synccpu_arg::op' data-ref="drm_vmw_synccpu_arg::op">op</dfn>;</td></tr>
<tr><th id="1071">1071</th><td>	<b>enum</b> <a class="type" href="#drm_vmw_synccpu_flags" title='drm_vmw_synccpu_flags' data-ref="drm_vmw_synccpu_flags">drm_vmw_synccpu_flags</a> <dfn class="decl field" id="drm_vmw_synccpu_arg::flags" title='drm_vmw_synccpu_arg::flags' data-ref="drm_vmw_synccpu_arg::flags">flags</dfn>;</td></tr>
<tr><th id="1072">1072</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_synccpu_arg::handle" title='drm_vmw_synccpu_arg::handle' data-ref="drm_vmw_synccpu_arg::handle">handle</dfn>;</td></tr>
<tr><th id="1073">1073</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_synccpu_arg::pad64" title='drm_vmw_synccpu_arg::pad64' data-ref="drm_vmw_synccpu_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="1074">1074</th><td>};</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="1077">1077</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1078">1078</th><td><i class="doc"> * DRM_VMW_CREATE_EXTENDED_CONTEXT - Create a host context.</i></td></tr>
<tr><th id="1079">1079</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1080">1080</th><td><i class="doc"> * Allocates a device unique context id, and queues a create context command</i></td></tr>
<tr><th id="1081">1081</th><td><i class="doc"> * for the host. Does not wait for host completion.</i></td></tr>
<tr><th id="1082">1082</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1083">1083</th><td><b>enum</b> <dfn class="type def" id="drm_vmw_extended_context" title='drm_vmw_extended_context' data-ref="drm_vmw_extended_context">drm_vmw_extended_context</dfn> {</td></tr>
<tr><th id="1084">1084</th><td>	<dfn class="enum" id="drm_vmw_context_legacy" title='drm_vmw_context_legacy' data-ref="drm_vmw_context_legacy">drm_vmw_context_legacy</dfn>,</td></tr>
<tr><th id="1085">1085</th><td>	<dfn class="enum" id="drm_vmw_context_dx" title='drm_vmw_context_dx' data-ref="drm_vmw_context_dx">drm_vmw_context_dx</dfn></td></tr>
<tr><th id="1086">1086</th><td>};</td></tr>
<tr><th id="1087">1087</th><td></td></tr>
<tr><th id="1088">1088</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1089">1089</th><td><i class="doc"> * union drm_vmw_extended_context_arg</i></td></tr>
<tr><th id="1090">1090</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1091">1091</th><td><i class="doc"> * <span class="command">@req</span>:<span class="verb"> Context type.</span></i></td></tr>
<tr><th id="1092">1092</th><td><i class="doc"> * <span class="command">@rep</span>:<span class="verb"> Context identifier.</span></i></td></tr>
<tr><th id="1093">1093</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1094">1094</th><td><i class="doc"> * Argument to the DRM_VMW_CREATE_EXTENDED_CONTEXT Ioctl.</i></td></tr>
<tr><th id="1095">1095</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1096">1096</th><td><b>union</b> <dfn class="type def" id="drm_vmw_extended_context_arg" title='drm_vmw_extended_context_arg' data-ref="drm_vmw_extended_context_arg">drm_vmw_extended_context_arg</dfn> {</td></tr>
<tr><th id="1097">1097</th><td>	<b>enum</b> <a class="type" href="#drm_vmw_extended_context" title='drm_vmw_extended_context' data-ref="drm_vmw_extended_context">drm_vmw_extended_context</a> <dfn class="decl field" id="drm_vmw_extended_context_arg::req" title='drm_vmw_extended_context_arg::req' data-ref="drm_vmw_extended_context_arg::req">req</dfn>;</td></tr>
<tr><th id="1098">1098</th><td>	<b>struct</b> <a class="type" href="#drm_vmw_context_arg" title='drm_vmw_context_arg' data-ref="drm_vmw_context_arg">drm_vmw_context_arg</a> <dfn class="decl field" id="drm_vmw_extended_context_arg::rep" title='drm_vmw_extended_context_arg::rep' data-ref="drm_vmw_extended_context_arg::rep">rep</dfn>;</td></tr>
<tr><th id="1099">1099</th><td>};</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><i>/*************************************************************************/</i></td></tr>
<tr><th id="1102">1102</th><td><i>/*</i></td></tr>
<tr><th id="1103">1103</th><td><i> * DRM_VMW_HANDLE_CLOSE - Close a user-space handle and release its</i></td></tr>
<tr><th id="1104">1104</th><td><i> * underlying resource.</i></td></tr>
<tr><th id="1105">1105</th><td><i> *</i></td></tr>
<tr><th id="1106">1106</th><td><i> * Note that this ioctl is overlaid on the DRM_VMW_UNREF_DMABUF Ioctl.</i></td></tr>
<tr><th id="1107">1107</th><td><i> * The ioctl arguments therefore need to be identical in layout.</i></td></tr>
<tr><th id="1108">1108</th><td><i> *</i></td></tr>
<tr><th id="1109">1109</th><td><i> */</i></td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1112">1112</th><td><i class="doc"> * struct drm_vmw_handle_close_arg</i></td></tr>
<tr><th id="1113">1113</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1114">1114</th><td><i class="doc"> *<span class="command"> @handle</span>: Handle to close.</i></td></tr>
<tr><th id="1115">1115</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1116">1116</th><td><i class="doc"> * Argument to the DRM_VMW_HANDLE_CLOSE Ioctl.</i></td></tr>
<tr><th id="1117">1117</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1118">1118</th><td><b>struct</b> <dfn class="type def" id="drm_vmw_handle_close_arg" title='drm_vmw_handle_close_arg' data-ref="drm_vmw_handle_close_arg">drm_vmw_handle_close_arg</dfn> {</td></tr>
<tr><th id="1119">1119</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_handle_close_arg::handle" title='drm_vmw_handle_close_arg::handle' data-ref="drm_vmw_handle_close_arg::handle">handle</dfn>;</td></tr>
<tr><th id="1120">1120</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#__u32" title='__u32' data-type='unsigned int' data-ref="__u32">__u32</a> <dfn class="decl field" id="drm_vmw_handle_close_arg::pad64" title='drm_vmw_handle_close_arg::pad64' data-ref="drm_vmw_handle_close_arg::pad64">pad64</dfn>;</td></tr>
<tr><th id="1121">1121</th><td>};</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td><u>#<span data-ppcond="1124">if</span> defined(<span class="macro" data-ref="_M/__cplusplus">__cplusplus</span>)</u></td></tr>
<tr><th id="1125">1125</th><td>}</td></tr>
<tr><th id="1126">1126</th><td><u>#<span data-ppcond="1124">endif</span></u></td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td><u>#<span data-ppcond="28">endif</span></u></td></tr>
<tr><th id="1129">1129</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../drivers/gpu/drm/vmwgfx/vmwgfx_binding.c.html'>linux-4.14.y/drivers/gpu/drm/vmwgfx/vmwgfx_binding.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
