// Seed: 3025976846
module module_0 (
    input  tri id_0,
    input  tri id_1,
    output wor id_2
);
  if (1) assign id_2 = 1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd6,
    parameter id_9 = 32'd80
) (
    output uwire id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand _id_4,
    output uwire id_5
    , id_17,
    inout wire id_6,
    output wor id_7,
    input tri1 id_8,
    input wand _id_9,
    input wor id_10,
    input supply0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    input tri0 id_15
);
  wire id_18 = id_9;
  wire [id_9  ?  -1 'b0 : 1 'h0 : id_4] id_19;
  logic [-1 : -1 'd0] id_20 = -1 * 1;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_5
  );
  logic id_21 [1 'b0 : -1 'b0];
  logic id_22;
  ;
  logic id_23;
  ;
endmodule
