$date
	Wed Apr 28 21:10:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module prior_encoder $end
$var wire 1 ! data_valid $end
$var wire 4 " bcd [3:0] $end
$var reg 1 # enable $end
$var reg 10 $ keypad [9:0] $end
$var integer 32 % i [31:0] $end
$var integer 32 & j [31:0] $end
$scope module pe $end
$var wire 1 # enablen $end
$var wire 10 ' keypad [9:0] $end
$var reg 4 ( bcd [3:0] $end
$var reg 1 ! data_valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0x (
b0 '
b10 &
b1 %
b0 $
0#
b0x "
1!
$end
#5000
0!
b1 "
b1 (
b100 &
b10 %
b10 $
b10 '
#10000
b10 "
b10 (
b1000 &
b11 %
b100 $
b100 '
#15000
b11 "
b11 (
b10000 &
b100 %
b1000 $
b1000 '
#20000
b100 "
b100 (
b100000 &
b101 %
b10000 $
b10000 '
#25000
b101 "
b101 (
b1000000 &
b110 %
b100000 $
b100000 '
#30000
b110 "
b110 (
b10000000 &
b111 %
b1000000 $
b1000000 '
#35000
b111 "
b111 (
b100000000 &
b1000 %
b10000000 $
b10000000 '
#40000
b1000 "
b1000 (
b1000000000 &
b1001 %
b100000000 $
b100000000 '
#45000
b1001 "
b1001 (
b1010 %
b1000000000 $
b1000000000 '
#165000
