Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 02:17:33 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_55/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.060        0.000                      0                 2449        0.016        0.000                      0                 2449        2.246        0.000                       0                  2450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.521}        5.042           198.334         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.060        0.000                      0                 2449        0.016        0.000                      0                 2449        2.246        0.000                       0                  2450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.521ns period=5.042ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.521ns period=5.042ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.042ns  (vclock rise@5.042ns - vclock rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 2.115ns (43.635%)  route 2.732ns (56.365%))
  Logic Levels:           18  (CARRY8=9 LUT2=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 6.796 - 5.042 ) 
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.278ns (routing 0.171ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2449, routed)        1.278     2.239    demux/CLK
    SLICE_X125Y488       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y488       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.316 r  demux/sel_reg[1]/Q
                         net (fo=118, routed)         0.281     2.597    demux/sel[1]
    SLICE_X126Y486       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     2.801 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=33, routed)          0.258     3.059    demux/sel_reg[0]_0[4]
    SLICE_X124Y484       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     3.195 r  demux/sel[8]_i_236/O
                         net (fo=2, routed)           0.102     3.297    demux/sel[8]_i_236_n_0
    SLICE_X124Y484       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.396 r  demux/sel[8]_i_243/O
                         net (fo=1, routed)           0.009     3.405    demux/sel[8]_i_243_n_0
    SLICE_X124Y484       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.559 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     3.585    demux/sel_reg[8]_i_200_n_0
    SLICE_X124Y485       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.662 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, routed)          0.258     3.920    demux_n_9
    SLICE_X123Y488       LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.103     4.023 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.288     4.311    demux/sel[8]_i_64[1]
    SLICE_X123Y486       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.188     4.499 r  demux/sel_reg[8]_i_81/O[7]
                         net (fo=2, routed)           0.420     4.919    demux_n_84
    SLICE_X125Y486       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     4.987 r  sel[8]_i_34/O
                         net (fo=2, routed)           0.098     5.085    sel[8]_i_34_n_0
    SLICE_X125Y486       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     5.184 r  sel[8]_i_42/O
                         net (fo=1, routed)           0.025     5.209    demux/sel[8]_i_28_0[3]
    SLICE_X125Y486       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.372 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.398    demux/sel_reg[8]_i_20_n_0
    SLICE_X125Y487       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.474 r  demux/sel_reg[8]_i_22/O[1]
                         net (fo=4, routed)           0.348     5.822    demux_n_15
    SLICE_X124Y486       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.858 r  sel[8]_i_28/O
                         net (fo=1, routed)           0.009     5.867    demux/sel[8]_i_14_0[0]
    SLICE_X124Y486       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     6.067 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.299     6.366    demux_n_106
    SLICE_X124Y487       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.417 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.427    demux/sel_reg[6]_0[6]
    SLICE_X124Y487       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.542 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.568    demux/sel_reg[8]_i_4_n_0
    SLICE_X124Y488       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.624 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.143     6.767    demux/sel_reg[8]_i_3_n_15
    SLICE_X124Y489       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.890 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.058     6.948    demux/sel[4]_i_2_n_0
    SLICE_X124Y489       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     7.038 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.048     7.086    demux/sel20_in[3]
    SLICE_X124Y489       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.042     5.042 r  
    AR14                                              0.000     5.042 r  clk (IN)
                         net (fo=0)                   0.000     5.042    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.401 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.401    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.401 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.688    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.712 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2449, routed)        1.084     6.796    demux/CLK
    SLICE_X124Y489       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.360     7.157    
                         clock uncertainty           -0.035     7.121    
    SLICE_X124Y489       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.146    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  0.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 demux/genblk1[245].z_reg[245][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.521ns period=5.042ns})
  Destination:            genblk1[245].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.521ns period=5.042ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.057ns (33.929%)  route 0.111ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      1.095ns (routing 0.155ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.171ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2449, routed)        1.095     1.765    demux/CLK
    SLICE_X125Y457       FDRE                                         r  demux/genblk1[245].z_reg[245][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y457       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.822 r  demux/genblk1[245].z_reg[245][5]/Q
                         net (fo=1, routed)           0.111     1.933    genblk1[245].reg_in/D[5]
    SLICE_X124Y459       FDRE                                         r  genblk1[245].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2449, routed)        1.256     2.217    genblk1[245].reg_in/CLK
    SLICE_X124Y459       FDRE                                         r  genblk1[245].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.362     1.856    
    SLICE_X124Y459       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.918    genblk1[245].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.521 }
Period(ns):         5.042
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.042       3.752      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.521       2.246      SLICE_X122Y479  demux/genblk1[325].z_reg[325][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.521       2.246      SLICE_X121Y474  genblk1[311].reg_in/reg_out_reg[7]/C



