#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Wed Oct 13 12:30:51 2021
# Process ID: 11432
# Current directory: E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log Processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl
# Log file: E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.runs/synth_1/Processor.vds
# Journal file: E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Processor.tcl -notrace
Command: synth_design -top Processor -part xc7k160tffv676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13784
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/Processor.vhd:15]
INFO: [Synth 8-3491] module 'generate_A' declared at 'E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_A.vhd:7' bound to instance 'generate_Matrix_A' of component 'generate_A' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/Processor.vhd:152]
INFO: [Synth 8-638] synthesizing module 'generate_A' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_A.vhd:17]
	Parameter data_width bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_A.vhd:30]
INFO: [Synth 8-638] synthesizing module 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/random_generator.vhd:15]
	Parameter data_width bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'run' is read in the process but is not in the sensitivity list [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/random_generator.vhd:22]
WARNING: [Synth 8-614] signal 'seed' is read in the process but is not in the sensitivity list [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/random_generator.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'random_generator' (1#1) [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/random_generator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'generate_A' (2#1) [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_A.vhd:17]
INFO: [Synth 8-3491] module 'generate_s' declared at 'E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_s.vhd:7' bound to instance 'generate_Matrix_S' of component 'generate_s' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/Processor.vhd:185]
INFO: [Synth 8-638] synthesizing module 'generate_s' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_s.vhd:16]
	Parameter data_width bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_s.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'generate_s' (3#1) [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_s.vhd:16]
INFO: [Synth 8-3491] module 'generate_e' declared at 'E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_e.vhd:7' bound to instance 'generate_Matrix_E' of component 'generate_e' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/Processor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'generate_e' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_e.vhd:16]
	Parameter data_width bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_e.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'generate_e' (4#1) [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/generate_e.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Processor' (5#1) [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/Processor.vhd:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:05:19 ; elapsed = 00:05:25 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:20 ; elapsed = 00:05:25 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffv676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:20 ; elapsed = 00:05:25 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffv676-3
WARNING: [Synth 8-327] inferring latch for variable 'run_reg' [E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.srcs/sources_1/imports/new/random_generator.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:20 ; elapsed = 00:05:26 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   31 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:25 ; elapsed = 00:05:33 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:25 ; elapsed = 00:05:33 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:25 ; elapsed = 00:05:33 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:28 ; elapsed = 00:05:36 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:28 ; elapsed = 00:05:36 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:28 ; elapsed = 00:05:36 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:28 ; elapsed = 00:05:36 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:28 ; elapsed = 00:05:36 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:28 ; elapsed = 00:05:36 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |    32|
|2     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    64|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:28 ; elapsed = 00:05:36 . Memory (MB): peak = 7316.594 ; gain = 6290.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:28 ; elapsed = 00:05:36 . Memory (MB): peak = 7316.594 ; gain = 6290.289
Synthesis Optimization Complete : Time (s): cpu = 00:05:28 ; elapsed = 00:05:36 . Memory (MB): peak = 7316.594 ; gain = 6290.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 7316.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7316.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:38 ; elapsed = 00:05:47 . Memory (MB): peak = 7316.594 ; gain = 6290.289
INFO: [Common 17-1381] The checkpoint 'E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.runs/synth_1/Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 13 12:36:47 2021...
