{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542818416399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542818416415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 14:40:16 2018 " "Processing started: Wed Nov 21 14:40:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542818416415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542818416415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevador -c elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542818416415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1542818418665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevador-arch " "Found design unit 1: elevador-arch" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542818430559 ""} { "Info" "ISGN_ENTITY_NAME" "1 elevador " "Found entity 1: elevador" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542818430559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542818430559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542818430559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542818430559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevador " "Elaborating entity \"elevador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542818430621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:D1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:D1\"" {  } { { "elevador.vhd" "D1" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542818430800 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542818430800 "|maq|debouncer:D1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D3\|outb debouncer:D3\|outb~_emulated debouncer:D3\|outb~1 " "Register \"debouncer:D3\|outb\" is converted into an equivalent circuit using register \"debouncer:D3\|outb~_emulated\" and latch \"debouncer:D3\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D3|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D4\|outb debouncer:D4\|outb~_emulated debouncer:D4\|outb~1 " "Register \"debouncer:D4\|outb\" is converted into an equivalent circuit using register \"debouncer:D4\|outb~_emulated\" and latch \"debouncer:D4\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D4|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D5\|outb debouncer:D5\|outb~_emulated debouncer:D5\|outb~1 " "Register \"debouncer:D5\|outb\" is converted into an equivalent circuit using register \"debouncer:D5\|outb~_emulated\" and latch \"debouncer:D5\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D5|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D6\|outb debouncer:D6\|outb~_emulated debouncer:D6\|outb~1 " "Register \"debouncer:D6\|outb\" is converted into an equivalent circuit using register \"debouncer:D6\|outb~_emulated\" and latch \"debouncer:D6\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D6|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D1\|outb debouncer:D1\|outb~_emulated debouncer:D1\|outb~1 " "Register \"debouncer:D1\|outb\" is converted into an equivalent circuit using register \"debouncer:D1\|outb~_emulated\" and latch \"debouncer:D1\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D1|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D2\|outb debouncer:D2\|outb~_emulated debouncer:D2\|outb~1 " "Register \"debouncer:D2\|outb\" is converted into an equivalent circuit using register \"debouncer:D2\|outb~_emulated\" and latch \"debouncer:D2\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D2|outb"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D3\|intermediate debouncer:D3\|intermediate~_emulated debouncer:D3\|outb~1 " "Register \"debouncer:D3\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D3\|intermediate~_emulated\" and latch \"debouncer:D3\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D3|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D4\|intermediate debouncer:D4\|intermediate~_emulated debouncer:D4\|outb~1 " "Register \"debouncer:D4\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D4\|intermediate~_emulated\" and latch \"debouncer:D4\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D4|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D5\|intermediate debouncer:D5\|intermediate~_emulated debouncer:D5\|outb~1 " "Register \"debouncer:D5\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D5\|intermediate~_emulated\" and latch \"debouncer:D5\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D5|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D6\|intermediate debouncer:D6\|intermediate~_emulated debouncer:D6\|outb~1 " "Register \"debouncer:D6\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D6\|intermediate~_emulated\" and latch \"debouncer:D6\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D6|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D1\|intermediate debouncer:D1\|intermediate~_emulated debouncer:D1\|outb~1 " "Register \"debouncer:D1\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D1\|intermediate~_emulated\" and latch \"debouncer:D1\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D1|intermediate"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:D2\|intermediate debouncer:D2\|intermediate~_emulated debouncer:D2\|outb~1 " "Register \"debouncer:D2\|intermediate\" is converted into an equivalent circuit using register \"debouncer:D2\|intermediate~_emulated\" and latch \"debouncer:D2\|outb~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1542818432222 "|elevador|debouncer:D2|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1542818432222 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[6\] GND " "Pin \"display\[6\]\" is stuck at GND" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818432300 "|elevador|display[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "porta\[0\] GND " "Pin \"porta\[0\]\" is stuck at GND" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818432300 "|elevador|porta[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "porta\[3\] VCC " "Pin \"porta\[3\]\" is stuck at VCC" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818432300 "|elevador|porta[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "porta\[4\] GND " "Pin \"porta\[4\]\" is stuck at GND" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818432300 "|elevador|porta[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "porta\[5\] GND " "Pin \"porta\[5\]\" is stuck at GND" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818432300 "|elevador|porta[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "porta\[6\] GND " "Pin \"porta\[6\]\" is stuck at GND" {  } { { "elevador.vhd" "" { Text "C:/Users/10734773.USUARIOS/Desktop/elevador/elevador.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542818432300 "|elevador|porta[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542818432300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1542818432409 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542818434034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542818434034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542818434518 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542818434518 ""} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Implemented 253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542818434518 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542818434518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542818435034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 14:40:35 2018 " "Processing ended: Wed Nov 21 14:40:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542818435034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542818435034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542818435034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542818435034 ""}
