
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source synth_commands.tcl
# create_project vicuna -force -part xc7s100fgga676-1Q
# set current_dir [pwd]
# set RTL_DIR $current_dir/../../sources/rtl/
# set SYNTH_DIR $current_dir/../../sources/synthesis/
# read_verilog [ glob $RTL_DIR/cv32e40x/rtl/include/*.sv ]
# read_verilog [ glob $SYNTH_DIR/cv32e40x_sim_clock_gate.sv ]
# read_verilog [ glob $RTL_DIR/cv32e40x/rtl/*.sv ]
# read_verilog $RTL_DIR/vicuna2_core/cvfpu/src/fpnew_pkg.sv
# read_verilog $RTL_DIR/vicuna2_core/rtl/vproc_pkg.sv
# read_verilog $RTL_DIR/vicuna2_core/vproc_config.sv
# read_verilog [ glob $RTL_DIR/vicuna2_core/rtl/*.sv ]
WARNING: [filemgmt 56-12] File '/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
# read_verilog [ glob $RTL_DIR/vicuna2_core/sva/*.svh ]
# read_verilog [ glob $RTL_DIR/*.sv ]
# if {[catch "synth_design -part xc7s100fgga676-1Q -top vproc_top -include_dirs { $RTL_DIR/vicuna2_core/cvfpu/src/common_cells/include/common_cells } -verilog_define XIF_ON -verilog_define RISCV_ZVE32X -verilog_define OLD_VICUNA -verilog_define SYNTH -max_dsp 0" errorstring]} {
#   puts " Error - $errorstring "
#   exit
# }
Command: synth_design -part xc7s100fgga676-1Q -top vproc_top -include_dirs { /homes/s12023400/191019/sources/synthesis/../../sources/rtl//vicuna2_core/cvfpu/src/common_cells/include/common_cells } -verilog_define XIF_ON -verilog_define RISCV_ZVE32X -verilog_define OLD_VICUNA -verilog_define SYNTH -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2021042 
WARNING: [Synth 8-2507] parameter declaration becomes local in cv32e40x_pma with formal parameter declaration list [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_pma.sv:43]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:78]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:82]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:88]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:92]
WARNING: [Synth 8-2490] overwriting previous definition of module cv32e40x_div [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/cv32e40x_div.sv:28]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:104]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:84]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:91]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:95]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:101]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:105]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:116]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:123]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:136]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:161]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:1123]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vproc_top.sv:40]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vproc_top.sv:44]
WARNING: [Synth 8-1921] elaboration system task fatal violates IEEE 1800 syntax [/homes/s12023400/191019/sources/rtl/vproc_top.sv:49]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1558.055 ; gain = 168.566 ; free physical = 21464 ; free virtual = 36530
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vproc_top' [/homes/s12023400/191019/sources/rtl/vproc_top.sv:6]
	Parameter MEM_W bound to: 32'b00000000000000000000000000100000 
	Parameter VMEM_W bound to: 32'b00000000000000000000000000100000 
	Parameter VREG_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter X_NUM_RS bound to: 3 - type: integer 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_RFR_WIDTH bound to: 32 - type: integer 
	Parameter X_RFW_WIDTH bound to: 32 - type: integer 
	Parameter X_MISA bound to: 0 - type: integer 
	Parameter VECT_CSR_CNT bound to: 32'b00000000000000000000000000000111 
	Parameter USE_XIF_MEM bound to: 1'b0 
	Parameter X_EXT bound to: 1'b1 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter BUF_FLAGS bound to: 12'b100000000001 
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 3 - type: integer 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFR_WIDTH bound to: 32 - type: integer 
	Parameter X_RFW_WIDTH bound to: 32 - type: integer 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (0#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'if_xif' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/if_xif.sv:31]
	Parameter X_NUM_RS bound to: 32'sb00000000000000000000000000000011 
	Parameter X_ID_WIDTH bound to: 32'sb00000000000000000000000000000100 
	Parameter X_MEM_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter X_RFR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter X_MISA bound to: 32 - type: integer 
	Parameter X_ECS_XS bound to: 2'b00 
	Parameter XLEN bound to: 32'sb00000000000000000000000000100000 
	Parameter FLEN bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'if_xif' (0#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/if_xif.sv:31]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_core' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_core.sv:32]
	Parameter LIB bound to: 0 - type: integer 
	Parameter RV32 bound to: 1'b0 
	Parameter A_EXT bound to: 1'b0 
	Parameter B_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
	Parameter DBG_NUM_TRIGGERS bound to: 32'sb00000000000000000000000000000001 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SMCLIC bound to: 1'b0 
	Parameter SMCLIC_ID_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter X_EXT bound to: 1'b1 
	Parameter X_NUM_RS bound to: 32'sb00000000000000000000000000000011 
	Parameter X_ID_WIDTH bound to: 32'sb00000000000000000000000000000100 
	Parameter X_MEM_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter X_RFR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
	Parameter X_ECS_XS bound to: 2'b00 
	Parameter NUM_MHPMCOUNTERS bound to: 32'sb00000000000000000000000000000001 
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter ZC_EXT bound to: 1'b0 
	Parameter MTVT_LSB bound to: 32'b00000000000000000000000000000111 
	Parameter MTVT_ADDR_WIDTH bound to: 32'b00000000000000000000000000011001 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_int_controller' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_int_controller.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_int_controller' (1#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_int_controller.sv:24]
INFO: [Synth 8-6157] synthesizing module 'if_c_obi' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/if_c_obi.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'if_c_obi' (1#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/if_c_obi.sv:27]
INFO: [Synth 8-6157] synthesizing module 'if_c_obi' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/if_c_obi.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'if_c_obi' (1#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/if_c_obi.sv:27]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_sleep_unit' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_sleep_unit.sv:43]
	Parameter LIB bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_clock_gate' [/homes/s12023400/191019/sources/synthesis/cv32e40x_sim_clock_gate.sv:18]
	Parameter LIB bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_clock_gate' (2#1) [/homes/s12023400/191019/sources/synthesis/cv32e40x_sim_clock_gate.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_sleep_unit' (3#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_sleep_unit.sv:43]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_if_stage' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_if_stage.sv:29]
	Parameter A_EXT bound to: 1'b0 
	Parameter B_EXT bound to: 2'b00 
	Parameter X_EXT bound to: 1'b1 
	Parameter X_ID_WIDTH bound to: 32'sb00000000000000000000000000000100 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MTVT_ADDR_WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter SMCLIC bound to: 1'b0 
	Parameter SMCLIC_ID_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter ZC_EXT bound to: 1'b0 
	Parameter M_EXT bound to: 2'b01 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_if_stage.sv:148]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_prefetch_unit' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_prefetch_unit.sv:29]
	Parameter SMCLIC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_prefetcher' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_prefetcher.sv:40]
	Parameter SMCLIC bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_prefetcher' (4#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_prefetcher.sv:40]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_alignment_buffer' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alignment_buffer.sv:24]
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter FIFO_ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-5858] RAM resp_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_alignment_buffer' (5#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alignment_buffer.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_prefetch_unit' (6#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_prefetch_unit.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_mpu' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_mpu.sv:26]
	Parameter IF_STAGE bound to: 1'b1 
	Parameter A_EXT bound to: 1'b0 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_pma' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_pma.sv:26]
	Parameter A_EXT bound to: 1'b0 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PMA_ADDR_LSB bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_pma' (7#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_pma.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_mpu' (8#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_mpu.sv:26]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_instr_obi_interface' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_instr_obi_interface.sv:38]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_instr_obi_interface.sv:93]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_instr_obi_interface' (9#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_instr_obi_interface.sv:38]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_compressed_decoder' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:27]
	Parameter ZC_EXT bound to: 1'b0 
	Parameter B_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:64]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:67]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:67]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:185]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:227]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:252]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:353]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_compressed_decoder' (10#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_compressed_decoder.sv:27]
WARNING: [Synth 8-5788] Register xif_id_reg in module cv32e40x_if_stage is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_if_stage.sv:356]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_if_stage' (11#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_if_stage.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_id_stage' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_id_stage.sv:33]
	Parameter A_EXT bound to: 1'b0 
	Parameter B_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
	Parameter X_EXT bound to: 1'b1 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter REG_S1_MSB bound to: 19 - type: integer 
	Parameter REG_S1_LSB bound to: 15 - type: integer 
	Parameter REG_S2_MSB bound to: 24 - type: integer 
	Parameter REG_S2_LSB bound to: 20 - type: integer 
	Parameter REG_S3_MSB bound to: 31 - type: integer 
	Parameter REG_S3_LSB bound to: 27 - type: integer 
	Parameter REG_D_MSB bound to: 11 - type: integer 
	Parameter REG_D_LSB bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_pc_target' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_pc_target.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_pc_target.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_pc_target' (12#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_pc_target.sv:26]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_id_stage.sv:307]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_id_stage.sv:324]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_id_stage.sv:342]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_decoder' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_decoder.sv:28]
	Parameter A_EXT bound to: 1'b0 
	Parameter B_EXT bound to: 2'b00 
	Parameter M_EXT bound to: 2'b01 
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_m_decoder' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_m_decoder.sv:29]
	Parameter M_EXT bound to: 2'b01 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_m_decoder.sv:46]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_m_decoder.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_m_decoder' (13#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_m_decoder.sv:29]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_i_decoder' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_i_decoder.sv:29]
	Parameter DEBUG_TRIGGER_EN bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_i_decoder.sv:48]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_i_decoder.sv:102]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_i_decoder.sv:201]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_i_decoder.sv:242]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_i_decoder.sv:273]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_i_decoder.sv:295]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_i_decoder.sv:352]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_i_decoder' (14#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_i_decoder.sv:29]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_decoder.sv:178]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_decoder' (15#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_decoder.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_id_stage' (16#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_id_stage.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_ex_stage' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_ex_stage.sv:33]
	Parameter X_EXT bound to: 1'b1 
	Parameter M_EXT bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_div' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/cv32e40x_div.sv:28]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/cv32e40x_div.sv:117]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/cv32e40x_div.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_div' (17#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/cv32e40x_div.sv:28]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_mult' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_mult.sv:27]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_mult.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_mult' (18#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_mult.sv:27]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_ex_stage.sv:160]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_alu' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alu.sv:50]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alu.sv:148]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alu.sv:178]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alu.sv:223]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_ff_one' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_ff_one.sv:25]
	Parameter LEN bound to: 32 - type: integer 
	Parameter NUM_LEVELS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_ff_one' (19#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_ff_one.sv:25]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_alu_b_cpop' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alu_b_cpop.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_alu_b_cpop' (20#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alu_b_cpop.sv:30]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alu.sv:321]
WARNING: [Synth 8-3936] Found unconnected internal register 'shifter_tmp_reg' and it is trimmed from '64' to '32' bits. [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alu.sv:166]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_alu' (21#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_alu.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_ex_stage' (22#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_ex_stage.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_load_store_unit' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_load_store_unit.sv:28]
	Parameter A_EXT bound to: 1'b0 
	Parameter X_EXT bound to: 1'b1 
	Parameter X_ID_WIDTH bound to: 32'sb00000000000000000000000000000100 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_load_store_unit.sv:537]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_mpu__parameterized0' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_mpu.sv:26]
	Parameter IF_STAGE bound to: 1'b0 
	Parameter A_EXT bound to: 1'b0 
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_mpu__parameterized0' (22#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_mpu.sv:26]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_lsu_response_filter' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_lsu_response_filter.sv:33]
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter CNT_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-5858] RAM outstanding_next_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM outstanding_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_lsu_response_filter' (23#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_lsu_response_filter.sv:33]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_write_buffer' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_write_buffer.sv:32]
	Parameter PMA_NUM_REGIONS bound to: 32'sb00000000000000000000000000000000 
	Parameter PMA_CFG bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_write_buffer' (24#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_write_buffer.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_data_obi_interface' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_data_obi_interface.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_data_obi_interface' (25#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_data_obi_interface.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_load_store_unit' (26#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_load_store_unit.sv:28]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_wb_stage' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_wb_stage.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_wb_stage' (27#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_wb_stage.sv:37]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_cs_registers' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_cs_registers.sv:30]
	Parameter A_EXT bound to: 1'b0 
	Parameter M_EXT bound to: 2'b01 
	Parameter X_EXT bound to: 1'b1 
	Parameter X_MISA bound to: 0 - type: integer 
	Parameter X_ECS_XS bound to: 2'b00 
	Parameter ZC_EXT bound to: 1'b0 
	Parameter SMCLIC bound to: 1'b0 
	Parameter SMCLIC_ID_WIDTH bound to: 32'sb00000000000000000000000000000101 
	Parameter NUM_MHPMCOUNTERS bound to: 32'sb00000000000000000000000000000001 
	Parameter DBG_NUM_TRIGGERS bound to: 32'sb00000000000000000000000000000001 
	Parameter MTVT_ADDR_WIDTH bound to: 32'b00000000000000000000000000011001 
	Parameter CORE_MISA bound to: 32'b01000000000000000001000100000100 
	Parameter MISA_VALUE bound to: 32'b01000000000000000001000100000100 
	Parameter HPM_EVENT_FLOP bound to: 16'b1111111111000000 
	Parameter MCOUNTINHIBIT_MASK bound to: 32'b00000000000000000000000000001101 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr' (28#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized0' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized0' (28#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-155] case statement is not full and has no default [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_cs_registers.sv:723]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_cs_registers.sv:927]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized1' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 32'b01000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized1' (28#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized2' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 32'b00000000000000000001100000000000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized2' (28#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_csr.sv:10]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_csr__parameterized3' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_csr.sv:10]
	Parameter WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter RESETVALUE bound to: 32'b00101000000000000001000001000000 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_csr__parameterized3' (28#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_csr.sv:10]
WARNING: [Synth 8-3936] Found unconnected internal register 'mhpmevent_n_reg[3]' and it is trimmed from '32' to '16' bits. [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_cs_registers.sv:1556]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_cs_registers' (29#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_cs_registers.sv:30]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_controller' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_controller.sv:32]
	Parameter X_EXT bound to: 1'b1 
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000011 
	Parameter SMCLIC bound to: 1'b0 
	Parameter SMCLIC_ID_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_controller_fsm' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_controller_fsm.sv:32]
	Parameter X_EXT bound to: 1'b1 
	Parameter SMCLIC bound to: 1'b0 
	Parameter SMCLIC_ID_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_controller_fsm.sv:502]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_controller_fsm.sv:502]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_controller_fsm.sv:586]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_controller_fsm' (30#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_controller_fsm.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_controller_bypass' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_controller_bypass.sv:33]
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_controller_bypass' (31#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_controller_bypass.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_controller' (32#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_controller.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_register_file_wrapper' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_register_file_wrapper.sv:31]
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'cv32e40x_register_file' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_register_file.sv:29]
	Parameter REGFILE_NUM_READ_PORTS bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_register_file' (33#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_register_file.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_register_file_wrapper' (34#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_register_file_wrapper.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'cv32e40x_core' (35#1) [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_core.sv:32]
INFO: [Synth 8-6157] synthesizing module 'vproc_core' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:6]
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_MEM_W bound to: 32'b00000000000000000000000000100000 
	Parameter VREG_TYPE bound to: 32'sb00000000000000000000000000000001 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter VPORT_RD_CNT bound to: 32'b00000000000000000000000000000100 
	Parameter VPORT_RD_W bound to: 128'b00000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000 
	Parameter VPORT_WR_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter VPORT_WR_W bound to: 32'b00000000000000000000000010000000 
	Parameter PIPE_CNT bound to: 32'b00000000000000000000000000000011 
	Parameter PIPE_UNITS bound to: 21'b000000100001001101010 
	Parameter PIPE_W bound to: 96'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000 
	Parameter PIPE_VPORT_CNT bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter PIPE_VPORT_IDX bound to: 96'b000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000011 
	Parameter PIPE_VPORT_WR bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter INSTR_QUEUE_SZ bound to: 32'b00000000000000000000000000000010 
	Parameter BUF_FLAGS bound to: 12'b100000000001 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter ASYNC_RESET bound to: 1'b0 
	Parameter VADDR_RD_W bound to: 128'b00000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101 
	Parameter VADDR_WR_W bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_VPORT_RD_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_RD_W bound to: 5 - type: integer 
	Parameter MAX_VPORT_WR_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_WR_W bound to: 5 - type: integer 
	Parameter MAX_VPORT_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_W bound to: 5 - type: integer 
	Parameter CFG_VL_W bound to: 32'b00000000000000000000000000000111 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6157] synthesizing module 'vproc_queue' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_queue.sv:6]
	Parameter WIDTH bound to: 32'b00000000000000000000000001111011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'vproc_queue' (36#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_queue.sv:6]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:958]
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 32'b00000000000000000000000000000010 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (36#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vproc_pipeline_wrapper' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:6]
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter CFG_VL_W bound to: 32'b00000000000000000000000000000111 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter UNITS bound to: 7'b0000001 
	Parameter MAX_VPORT_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_W bound to: 5 - type: integer 
	Parameter VPORT_CNT bound to: 1 - type: integer 
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter VPORT_BUFFER bound to: 1'b1 
	Parameter VPORT_V0 bound to: 1'b1 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000011 
	Parameter OP0_SRC bound to: 32'b00000000000000000000000000000000 
	Parameter OP1_SRC bound to: 32'b00000000000000000000000000000000 
	Parameter OP2_SRC bound to: 32'b00000000000000000000000000000000 
	Parameter MIN_STAGE bound to: 32'b00000000000000000000000000000001 
	Parameter OP0_STAGE bound to: 32'b00000000000000000000000000000001 
	Parameter OP1_STAGE bound to: 32'b00000000000000000000000000000010 
	Parameter OP2_STAGE bound to: 32'b00000000000000000000000000000011 
	Parameter UNPACK_STAGES bound to: 32'b00000000000000000000000000000100 
	Parameter OP_DYN_ADDR_OFFSET bound to: 1'b0 
	Parameter OP_SECOND_MASK bound to: 1'b0 
	Parameter OP0_NARROW bound to: 1'b0 
	Parameter OP1_NARROW bound to: 1'b0 
	Parameter OP1_XREG bound to: 1'b0 
	Parameter OP0_ELEMWISE bound to: 1'b1 
	Parameter OP1_ELEMWISE bound to: 1'b1 
	Parameter OPMASK_ELEMWISE bound to: 1'b1 
	Parameter OP0_ALT_COUNTER bound to: 1'b0 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter RES0_ALWAYS_VREG bound to: 1'b0 
	Parameter RES0_NARROW bound to: 1'b0 
	Parameter RES0_ALLOW_ELEMWISE bound to: 1'b1 
	Parameter FIELD_COUNT_USED bound to: 1'b1 
	Parameter FIELD_OP bound to: 32'b00000000000000000000000000000001 
	Parameter ALT_COUNT_W bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'vproc_pipeline' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:6]
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter CFG_VL_W bound to: 32'b00000000000000000000000000000111 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter UNITS bound to: 7'b0000001 
	Parameter MAX_VPORT_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_W bound to: 5 - type: integer 
	Parameter VPORT_CNT bound to: 1 - type: integer 
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter VPORT_BUFFER bound to: 1'b1 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000011 
	Parameter OP_W bound to: 96'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100 
	Parameter OP_STAGE bound to: 96'b000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000011 
	Parameter OP_SRC bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter OP_DYN_ADDR_SRC bound to: 32'b00000000000000000000000000000001 
	Parameter OP_DYN_ADDR bound to: 3'b000 
	Parameter OP_MASK bound to: 3'b100 
	Parameter OP_XREG bound to: 3'b000 
	Parameter OP_NARROW bound to: 3'b000 
	Parameter OP_ALLOW_ELEMWISE bound to: 3'b111 
	Parameter OP_ALWAYS_ELEMWISE bound to: 3'b000 
	Parameter OP_ALT_COUNTER bound to: 3'b000 
	Parameter OP_ALWAYS_VREG bound to: 3'b000 
	Parameter UNPACK_STAGES bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter RES_W bound to: 32'b00000000000000000000000000100000 
	Parameter RES_MASK bound to: 1'b0 
	Parameter RES_NARROW bound to: 1'b0 
	Parameter RES_ALLOW_ELEMWISE bound to: 1'b1 
	Parameter RES_ALWAYS_ELEMWISE bound to: 1'b0 
	Parameter RES_ALWAYS_VREG bound to: 1'b0 
	Parameter FIELD_COUNT_USED bound to: 1'b1 
	Parameter FIELD_OP bound to: 32'b00000000000000000000000000000001 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter COUNTER_OP_W bound to: 32'b00000000000000000000000000001000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000001000 
	Parameter AUX_COUNTER_W bound to: 32'b00000000000000000000000000000010 
	Parameter OP_HOLD_FLAG bound to: 3'b000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:277]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:284]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:292]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:313]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:313]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:365]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:382]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:480]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:776]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:776]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:808]
INFO: [Synth 8-6157] synthesizing module 'vproc_vregunpack' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:7]
	Parameter MAX_VPORT_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_W bound to: 5 - type: integer 
	Parameter VPORT_CNT bound to: 1 - type: integer 
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter VPORT_BUFFER bound to: 1'b1 
	Parameter VPORT_V0_W bound to: 32'b00000000000000000000000010000000 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000011 
	Parameter OP_W bound to: 96'b000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100 
	Parameter OP_STAGE bound to: 96'b000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000011 
	Parameter OP_SRC bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter OP_DYN_ADDR_SRC bound to: 32'b00000000000000000000000000000001 
	Parameter OP_DYN_ADDR bound to: 3'b000 
	Parameter OP_MASK bound to: 3'b100 
	Parameter OP_XREG bound to: 3'b000 
	Parameter OP_NARROW bound to: 3'b000 
	Parameter OP_ALLOW_ELEMWISE bound to: 3'b111 
	Parameter OP_ALWAYS_ELEMWISE bound to: 3'b000 
	Parameter OP_HOLD_FLAG bound to: 3'b000 
	Parameter UNPACK_STAGES bound to: 32'b00000000000000000000000000000100 
	Parameter CTRL_DATA_W bound to: 32'b00000000000000000000000001010101 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:335]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:335]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:428]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:428]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:405]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:490]
WARNING: [Synth 8-5856] 3D RAM pend_vreg_reads_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stage_state_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stage_state_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stage_state_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM op_load_flags_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM op_extract_flags_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_load] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_vaddr][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_vaddr][1] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_vaddr][0] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][2][shift] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][2][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][2][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][2][elemwise] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][2][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][2][vf4_ext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][2][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][1][shift] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][1][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][1][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][1][elemwise] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][1][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][1][vf4_ext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][1][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][0][shift] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][0][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][0][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][0][elemwise] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][0][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][0][vf4_ext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_flags][0][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_xval][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_xval][1] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_xval][0] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_buffer][1] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_buffer][0] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[4][op_data][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_vaddr][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_vaddr][1] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_vaddr][0] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][2][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][2][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][2][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][2][vf4_ext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][2][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][1][shift] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][1][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][1][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][1][elemwise] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][1][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][1][vf4_ext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][1][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][0][shift] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][0][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][0][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][0][elemwise] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][0][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][0][vf4_ext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_flags][0][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_xval][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_xval][1] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_xval][0] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_buffer][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_buffer][0] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_data][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[3][op_data][1] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_vaddr][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_vaddr][0] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][2][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][2][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][2][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][2][vf4_ext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][2][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][1][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][1][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][1][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][1][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][0][shift] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][0][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][0][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][0][elemwise] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][0][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][0][vf4_ext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_flags][0][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_xval][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_xval][1] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_xval][0] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_buffer][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_buffer][1] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_data][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_data][1] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[2][op_data][0] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_vaddr][2] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][2][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][2][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][2][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][2][vf4_ext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][2][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][1][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][1][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][1][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][1][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][0][hold] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][0][vreg] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][0][narrow] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
WARNING: [Synth 8-6014] Unused sequential element stage_state_q_reg[1][op_flags][0][sigext] was removed.  [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:149]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_state_reg[2][op_load]' and it is trimmed from '3' to '2' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_state_reg[1][op_load]' and it is trimmed from '3' to '2' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_state_reg[0][op_load]' and it is trimmed from '3' to '2' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'vproc_vregunpack' (37#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:7]
INFO: [Synth 8-6157] synthesizing module 'vproc_unit_mux' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:6]
	Parameter UNITS bound to: 7'b0000001 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000011 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000001000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 32'b00000000000000000000000000000010 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32 - type: integer 
	Parameter X_RFR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (37#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vproc_unit_wrapper' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
	Parameter UNIT bound to: 3'b000 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000011 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000001000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'vproc_lsu' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:6]
	Parameter VMEM_W bound to: 32 - type: integer 
	Parameter BUF_REQUEST bound to: 1'b1 
	Parameter BUF_RDATA bound to: 1'b1 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:213]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:227]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:253]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:267]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:273]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:276]
INFO: [Synth 8-6157] synthesizing module 'vproc_queue__parameterized0' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_queue.sv:6]
	Parameter WIDTH bound to: 32'b00000000000000000000000000110010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FLOW bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'vproc_queue__parameterized0' (37#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_queue.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_queue__parameterized1' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_queue.sv:6]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'vproc_queue__parameterized1' (37#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_queue.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:439]
INFO: [Synth 8-6155] done synthesizing module 'vproc_lsu' (38#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:6]
WARNING: [Synth 8-5858] RAM pipe_out_res_flags_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net xreg_valid_o in module/entity vproc_unit_wrapper does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:66]
WARNING: [Synth 8-3848] Net xreg_id_o in module/entity vproc_unit_wrapper does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:68]
WARNING: [Synth 8-3848] Net xreg_addr_o in module/entity vproc_unit_wrapper does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:69]
WARNING: [Synth 8-3848] Net xreg_data_o in module/entity vproc_unit_wrapper does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'vproc_unit_wrapper' (39#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_queue__parameterized2' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_queue.sv:6]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'vproc_queue__parameterized2' (39#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_queue.sv:6]
WARNING: [Synth 8-5858] RAM pipe_out_res_flags_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[size] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[attr] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xreg_valid_o in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:66]
WARNING: [Synth 8-3848] Net xreg_id_o in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:68]
WARNING: [Synth 8-3848] Net xreg_addr_o in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:69]
WARNING: [Synth 8-3848] Net xreg_data_o in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:70]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_valid in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:82]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_ready in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:83]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_req[instr] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_req[mode] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_req[id] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_req[rs][1] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_req[rs][0] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_req[rs_valid] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_resp[accept] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_resp[writeback] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_resp[dualwrite] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_resp[dualread] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_resp[loadstore] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.issue_resp[exc] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.commit_valid in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:88]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.commit[id] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:89]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.commit[commit_kill] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:89]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.result_valid in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:102]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.result_ready in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:103]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.result[id] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:104]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.result[data] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:104]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.result[rd] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:104]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.result[we] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:104]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.result[exc] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:104]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.result[exccode] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:104]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.result[err] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:104]
WARNING: [Synth 8-3848] Net genblk1[0].unit_xif\.result[dbg] in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:104]
WARNING: [Synth 8-3848] Net genblk1[0].xreg_ready in module/entity vproc_unit_mux does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:121]
INFO: [Synth 8-6155] done synthesizing module 'vproc_unit_mux' (40#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_vregpack' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:7]
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter RES_W bound to: 32'b00000000000000000000000000100000 
	Parameter RES_MASK bound to: 1'b0 
	Parameter RES_NARROW bound to: 1'b0 
	Parameter RES_ALLOW_ELEMWISE bound to: 1'b1 
	Parameter RES_ALWAYS_ELEMWISE bound to: 1'b0 
	Parameter INSTR_ID_W bound to: 4 - type: integer 
	Parameter INSTR_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter PEND_CLEAR_CNT_W bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:288]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:300]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:301]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:134]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:140]
INFO: [Synth 8-6155] done synthesizing module 'vproc_vregpack' (41#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:7]
WARNING: [Synth 8-5858] RAM op_flags_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'vproc_pipeline' (42#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:241]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:350]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:364]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:371]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:392]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:404]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:415]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:437]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:444]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'vproc_pipeline_wrapper' (43#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:6]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:958]
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 32'b00000000000000000000000000000010 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (43#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vproc_pipeline_wrapper__parameterized0' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:6]
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter CFG_VL_W bound to: 32'b00000000000000000000000000000111 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter UNITS bound to: 7'b0000100 
	Parameter MAX_VPORT_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_W bound to: 5 - type: integer 
	Parameter VPORT_CNT bound to: 1 - type: integer 
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter VPORT_BUFFER bound to: 1'b1 
	Parameter VPORT_V0 bound to: 1'b1 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000100 
	Parameter OP0_SRC bound to: 32'b00000000000000000000000000000000 
	Parameter OP1_SRC bound to: 32'b00000000000000000000000000000000 
	Parameter OP2_SRC bound to: 32'b00000000000000000000000000000000 
	Parameter MIN_STAGE bound to: 32'b00000000000000000000000000000001 
	Parameter OP0_STAGE bound to: 32'b00000000000000000000000000000001 
	Parameter OP1_STAGE bound to: 32'b00000000000000000000000000000010 
	Parameter OP2_STAGE bound to: 32'b00000000000000000000000000000011 
	Parameter UNPACK_STAGES bound to: 32'b00000000000000000000000000000100 
	Parameter OP_DYN_ADDR_OFFSET bound to: 1'b0 
	Parameter OP_SECOND_MASK bound to: 1'b0 
	Parameter OP0_NARROW bound to: 1'b1 
	Parameter OP1_NARROW bound to: 1'b1 
	Parameter OP1_XREG bound to: 1'b1 
	Parameter OP0_ELEMWISE bound to: 1'b0 
	Parameter OP1_ELEMWISE bound to: 1'b0 
	Parameter OPMASK_ELEMWISE bound to: 1'b0 
	Parameter OP0_ALT_COUNTER bound to: 1'b0 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter RES0_ALWAYS_VREG bound to: 1'b1 
	Parameter RES0_NARROW bound to: 1'b0 
	Parameter RES0_ALLOW_ELEMWISE bound to: 1'b0 
	Parameter FIELD_COUNT_USED bound to: 1'b0 
	Parameter FIELD_OP bound to: 32'b00000000000000000000000000000000 
	Parameter ALT_COUNT_W bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'vproc_pipeline__parameterized0' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:6]
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter CFG_VL_W bound to: 32'b00000000000000000000000000000111 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter UNITS bound to: 7'b0000100 
	Parameter MAX_VPORT_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_W bound to: 5 - type: integer 
	Parameter VPORT_CNT bound to: 1 - type: integer 
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter VPORT_BUFFER bound to: 1'b1 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000100 
	Parameter OP_W bound to: 128'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100 
	Parameter OP_STAGE bound to: 128'b00000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000000011 
	Parameter OP_SRC bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter OP_DYN_ADDR_SRC bound to: 32'b00000000000000000000000000000001 
	Parameter OP_DYN_ADDR bound to: 4'b0000 
	Parameter OP_MASK bound to: 4'b1000 
	Parameter OP_XREG bound to: 4'b0010 
	Parameter OP_NARROW bound to: 4'b0011 
	Parameter OP_ALLOW_ELEMWISE bound to: 4'b0000 
	Parameter OP_ALWAYS_ELEMWISE bound to: 4'b0000 
	Parameter OP_ALT_COUNTER bound to: 4'b0000 
	Parameter OP_ALWAYS_VREG bound to: 4'b0000 
	Parameter UNPACK_STAGES bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter RES_W bound to: 32'b00000000000000000000000000100000 
	Parameter RES_MASK bound to: 1'b0 
	Parameter RES_NARROW bound to: 1'b0 
	Parameter RES_ALLOW_ELEMWISE bound to: 1'b0 
	Parameter RES_ALWAYS_ELEMWISE bound to: 1'b0 
	Parameter RES_ALWAYS_VREG bound to: 1'b1 
	Parameter FIELD_COUNT_USED bound to: 1'b0 
	Parameter FIELD_OP bound to: 32'b00000000000000000000000000000000 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter COUNTER_OP_W bound to: 32 - type: integer 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000000110 
	Parameter AUX_COUNTER_W bound to: 32'b00000000000000000000000000000010 
	Parameter OP_HOLD_FLAG bound to: 4'b0000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:236]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:313]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:313]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:365]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:382]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:480]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:776]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:776]
INFO: [Synth 8-6157] synthesizing module 'vproc_vregunpack__parameterized0' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:7]
	Parameter MAX_VPORT_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_W bound to: 5 - type: integer 
	Parameter VPORT_CNT bound to: 1 - type: integer 
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter VPORT_BUFFER bound to: 1'b1 
	Parameter VPORT_V0_W bound to: 32'b00000000000000000000000010000000 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000100 
	Parameter OP_W bound to: 128'b00000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000100 
	Parameter OP_STAGE bound to: 128'b00000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000000011 
	Parameter OP_SRC bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter OP_DYN_ADDR_SRC bound to: 32'b00000000000000000000000000000001 
	Parameter OP_DYN_ADDR bound to: 4'b0000 
	Parameter OP_MASK bound to: 4'b1000 
	Parameter OP_XREG bound to: 4'b0010 
	Parameter OP_NARROW bound to: 4'b0011 
	Parameter OP_ALLOW_ELEMWISE bound to: 4'b0000 
	Parameter OP_ALWAYS_ELEMWISE bound to: 4'b0000 
	Parameter OP_HOLD_FLAG bound to: 4'b0000 
	Parameter UNPACK_STAGES bound to: 32'b00000000000000000000000000000100 
	Parameter CTRL_DATA_W bound to: 32'b00000000000000000000000001010101 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:335]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:335]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:335]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:405]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:515]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:515]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:549]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:490]
WARNING: [Synth 8-5856] 3D RAM pend_vreg_reads_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stage_state_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stage_state_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stage_state_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM op_load_flags_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM op_extract_flags_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_state_reg[2][op_load]' and it is trimmed from '4' to '3' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_state_reg[1][op_load]' and it is trimmed from '4' to '3' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_state_reg[0][op_load]' and it is trimmed from '4' to '3' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'vproc_vregunpack__parameterized0' (43#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:7]
INFO: [Synth 8-6157] synthesizing module 'vproc_unit_mux__parameterized0' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:6]
	Parameter UNITS bound to: 7'b0000100 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000000110 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 32'b00000000000000000000000000000010 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32 - type: integer 
	Parameter X_RFR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (43#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vproc_unit_wrapper__parameterized0' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
	Parameter UNIT bound to: 3'b010 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000000110 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'vproc_mul' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:6]
	Parameter MUL_OP_W bound to: 32 - type: integer 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter BUF_OPERANDS bound to: 1'b1 
	Parameter BUF_MUL_IN bound to: 1'b1 
	Parameter BUF_MUL_OUT bound to: 1'b1 
	Parameter BUF_RESULTS bound to: 1'b1 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'vproc_mul_block' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul_block.sv:6]
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter BUF_OPS bound to: 1'b1 
	Parameter BUF_MUL bound to: 1'b1 
	Parameter BUF_RES bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'vproc_mul_block' (44#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul_block.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:223]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:229]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:269]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:271]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:288]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:294]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:300]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:330]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:330]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:379]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:379]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:384]
INFO: [Common 17-14] Message 'Synth 8-294' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'vproc_mul' (45#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:6]
WARNING: [Synth 8-5858] RAM pipe_out_res_flags_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_valid in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[id] in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[addr] in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[mode] in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[we] in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[size] in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[be] in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[attr] in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[wdata] in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[last] in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[spec] in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:54]
WARNING: [Synth 8-3848] Net pending_load_o in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:47]
WARNING: [Synth 8-3848] Net pending_store_o in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:48]
WARNING: [Synth 8-3848] Net trans_complete_valid_o in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:57]
WARNING: [Synth 8-3848] Net trans_complete_id_o in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:59]
WARNING: [Synth 8-3848] Net trans_complete_exc_o in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:60]
WARNING: [Synth 8-3848] Net trans_complete_exccode_o in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:61]
WARNING: [Synth 8-3848] Net xreg_valid_o in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:66]
WARNING: [Synth 8-3848] Net xreg_id_o in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:68]
WARNING: [Synth 8-3848] Net xreg_addr_o in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:69]
WARNING: [Synth 8-3848] Net xreg_data_o in module/entity vproc_unit_wrapper__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'vproc_unit_wrapper__parameterized0' (45#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
WARNING: [Synth 8-5858] RAM pipe_out_res_flags_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_valid in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[id] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[addr] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[mode] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[we] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[size] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[be] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[attr] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[wdata] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[last] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net xif_mem_if\.mem_req[spec] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:54]
WARNING: [Synth 8-3848] Net pending_load_o in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:47]
WARNING: [Synth 8-3848] Net pending_store_o in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:48]
WARNING: [Synth 8-3848] Net trans_complete_valid_o in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:57]
WARNING: [Synth 8-3848] Net trans_complete_id_o in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:59]
WARNING: [Synth 8-3848] Net trans_complete_exc_o in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:60]
WARNING: [Synth 8-3848] Net trans_complete_exccode_o in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:61]
WARNING: [Synth 8-3848] Net xreg_valid_o in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:66]
WARNING: [Synth 8-3848] Net xreg_id_o in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:68]
WARNING: [Synth 8-3848] Net xreg_addr_o in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:69]
WARNING: [Synth 8-3848] Net xreg_data_o in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:70]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.mem_ready in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:93]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.mem_resp[exc] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:95]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.mem_resp[exccode] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:95]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.mem_resp[dbg] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:95]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_valid in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:82]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_ready in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:83]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_req[instr] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_req[mode] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_req[id] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_req[rs][1] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_req[rs][0] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_req[rs_valid] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:84]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_resp[accept] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_resp[writeback] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_resp[dualwrite] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_resp[dualread] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_resp[loadstore] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.issue_resp[exc] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:85]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.commit_valid in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:88]
WARNING: [Synth 8-3848] Net genblk1[2].unit_xif\.commit[id] in module/entity vproc_unit_mux__parameterized0 does not have driver. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:89]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'vproc_unit_mux__parameterized0' (45#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_vregpack__parameterized0' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:7]
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter RES_W bound to: 32'b00000000000000000000000000100000 
	Parameter RES_MASK bound to: 1'b0 
	Parameter RES_NARROW bound to: 1'b0 
	Parameter RES_ALLOW_ELEMWISE bound to: 1'b0 
	Parameter RES_ALWAYS_ELEMWISE bound to: 1'b0 
	Parameter INSTR_ID_W bound to: 4 - type: integer 
	Parameter INSTR_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter PEND_CLEAR_CNT_W bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'vproc_vregpack__parameterized0' (45#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:7]
WARNING: [Synth 8-5858] RAM op_flags_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'op_count_reg[2]' and it is trimmed from '6' to '2' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:418]
WARNING: [Synth 8-3936] Found unconnected internal register 'op_count_reg[1]' and it is trimmed from '6' to '5' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:418]
WARNING: [Synth 8-3936] Found unconnected internal register 'op_count_reg[0]' and it is trimmed from '6' to '5' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:418]
INFO: [Synth 8-6155] done synthesizing module 'vproc_pipeline__parameterized0' (45#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'vproc_pipeline_wrapper__parameterized0' (45#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:6]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:958]
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 32'b00000000000000000000000000000010 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (45#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vproc_pipeline_wrapper__parameterized1' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:6]
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter CFG_VL_W bound to: 32'b00000000000000000000000000000111 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter UNITS bound to: 7'b1101010 
	Parameter MAX_VPORT_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_W bound to: 5 - type: integer 
	Parameter VPORT_CNT bound to: 1 - type: integer 
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter VPORT_BUFFER bound to: 1'b1 
	Parameter VPORT_V0 bound to: 1'b1 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000101 
	Parameter OP0_SRC bound to: 32'b00000000000000000000000000000000 
	Parameter OP1_SRC bound to: 32'b00000000000000000000000000000000 
	Parameter OP2_SRC bound to: 32'b00000000000000000000000000000000 
	Parameter MIN_STAGE bound to: 32'b00000000000000000000000000000001 
	Parameter OP0_STAGE bound to: 32'b00000000000000000000000000000011 
	Parameter OP1_STAGE bound to: 32'b00000000000000000000000000000001 
	Parameter OP2_STAGE bound to: 32'b00000000000000000000000000000010 
	Parameter UNPACK_STAGES bound to: 32'b00000000000000000000000000000100 
	Parameter OP_DYN_ADDR_OFFSET bound to: 1'b1 
	Parameter OP_SECOND_MASK bound to: 1'b1 
	Parameter OP0_NARROW bound to: 1'b1 
	Parameter OP1_NARROW bound to: 1'b1 
	Parameter OP1_XREG bound to: 1'b1 
	Parameter OP0_ELEMWISE bound to: 1'b1 
	Parameter OP1_ELEMWISE bound to: 1'b1 
	Parameter OPMASK_ELEMWISE bound to: 1'b1 
	Parameter OP0_ALT_COUNTER bound to: 1'b1 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000010 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter RES0_ALWAYS_VREG bound to: 1'b0 
	Parameter RES0_NARROW bound to: 1'b1 
	Parameter RES0_ALLOW_ELEMWISE bound to: 1'b1 
	Parameter FIELD_COUNT_USED bound to: 1'b0 
	Parameter FIELD_OP bound to: 32'b00000000000000000000000000000000 
	Parameter ALT_COUNT_W bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'vproc_pipeline__parameterized1' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:6]
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter CFG_VL_W bound to: 32'b00000000000000000000000000000111 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter UNITS bound to: 7'b1101010 
	Parameter MAX_VPORT_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_W bound to: 5 - type: integer 
	Parameter VPORT_CNT bound to: 1 - type: integer 
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter VPORT_BUFFER bound to: 1'b1 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000101 
	Parameter OP_W bound to: 160'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000000100 
	Parameter OP_STAGE bound to: 160'b0000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter OP_SRC bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter OP_DYN_ADDR_SRC bound to: 32'b00000000000000000000000000000001 
	Parameter OP_DYN_ADDR bound to: 5'b00100 
	Parameter OP_MASK bound to: 5'b11000 
	Parameter OP_XREG bound to: 5'b00010 
	Parameter OP_NARROW bound to: 5'b00011 
	Parameter OP_ALLOW_ELEMWISE bound to: 5'b10011 
	Parameter OP_ALWAYS_ELEMWISE bound to: 5'b01000 
	Parameter OP_ALT_COUNTER bound to: 5'b00001 
	Parameter OP_ALWAYS_VREG bound to: 5'b00000 
	Parameter UNPACK_STAGES bound to: 32'b00000000000000000000000000000100 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000010 
	Parameter RES_W bound to: 64'b0000000000000000000000000010000000000000000000000000000000000100 
	Parameter RES_MASK bound to: 2'b10 
	Parameter RES_NARROW bound to: 2'b01 
	Parameter RES_ALLOW_ELEMWISE bound to: 2'b01 
	Parameter RES_ALWAYS_ELEMWISE bound to: 2'b00 
	Parameter RES_ALWAYS_VREG bound to: 2'b00 
	Parameter FIELD_COUNT_USED bound to: 1'b0 
	Parameter FIELD_OP bound to: 32'b00000000000000000000000000000000 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter COUNTER_OP_W bound to: 32'b00000000000000000000000000001000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000001000 
	Parameter AUX_COUNTER_W bound to: 32'b00000000000000000000000000000010 
	Parameter OP_HOLD_FLAG bound to: 5'b00010 
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:639]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:657]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:313]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:448]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:448]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:559]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:601]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:776]
INFO: [Synth 8-6157] synthesizing module 'vproc_vregunpack__parameterized1' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:7]
	Parameter MAX_VPORT_W bound to: 128 - type: integer 
	Parameter MAX_VADDR_W bound to: 5 - type: integer 
	Parameter VPORT_CNT bound to: 1 - type: integer 
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter VPORT_BUFFER bound to: 1'b1 
	Parameter VPORT_V0_W bound to: 32'b00000000000000000000000010000000 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000101 
	Parameter OP_W bound to: 160'b0000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000000000100000000000000000000000000000100 
	Parameter OP_STAGE bound to: 160'b0000000000000000000000000000001100000000000000000000000000000001000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter OP_SRC bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter OP_DYN_ADDR_SRC bound to: 32'b00000000000000000000000000000001 
	Parameter OP_DYN_ADDR bound to: 5'b00100 
	Parameter OP_MASK bound to: 5'b11000 
	Parameter OP_XREG bound to: 5'b00010 
	Parameter OP_NARROW bound to: 5'b00011 
	Parameter OP_ALLOW_ELEMWISE bound to: 5'b10011 
	Parameter OP_ALWAYS_ELEMWISE bound to: 5'b01000 
	Parameter OP_HOLD_FLAG bound to: 5'b00010 
	Parameter UNPACK_STAGES bound to: 32'b00000000000000000000000000000100 
	Parameter CTRL_DATA_W bound to: 32'b00000000000000000000000001010110 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:318]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:335]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:335]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:335]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:335]
WARNING: [Synth 8-5856] 3D RAM pend_vreg_reads_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stage_state_q_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stage_state_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM stage_state_d_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM op_load_flags_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM op_extract_flags_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_state_reg[2][op_load]' and it is trimmed from '5' to '4' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_state_reg[1][op_load]' and it is trimmed from '5' to '4' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'stage_state_reg[0][op_load]' and it is trimmed from '5' to '4' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'vproc_vregunpack__parameterized1' (45#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregunpack.sv:7]
INFO: [Synth 8-6157] synthesizing module 'vproc_unit_mux__parameterized1' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:6]
	Parameter UNITS bound to: 7'b1101010 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000010 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000001000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 32'b00000000000000000000000000000010 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32 - type: integer 
	Parameter X_RFR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (45#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vproc_unit_wrapper__parameterized1' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
	Parameter UNIT bound to: 3'b001 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000010 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000001000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'vproc_alu' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:6]
	Parameter ALU_OP_W bound to: 32 - type: integer 
	Parameter BUF_OPERANDS bound to: 1'b1 
	Parameter BUF_INTERMEDIATE bound to: 1'b1 
	Parameter BUF_RESULTS bound to: 1'b1 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:229]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:229]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:229]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:229]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:368]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:487]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:487]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:487]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:487]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:499]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:499]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:511]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:528]
INFO: [Synth 8-6155] done synthesizing module 'vproc_alu' (46#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:6]
WARNING: [Synth 8-5858] RAM pipe_out_res_flags_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'vproc_unit_wrapper__parameterized1' (46#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 32'b00000000000000000000000000000010 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32 - type: integer 
	Parameter X_RFR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (46#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vproc_unit_wrapper__parameterized2' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
	Parameter UNIT bound to: 3'b011 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000010 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000001000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'vproc_div' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_div.sv:6]
	Parameter DIV_OP_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vproc_div_shift_clz' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_div_shift_clz.sv:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'shifter_tmp_reg' and it is trimmed from '64' to '32' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_div_shift_clz.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'vproc_div_shift_clz' (47#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_div_shift_clz.sv:51]
WARNING: [Synth 8-87] always_comb on 'opa_i_d_reg' did not result in combinational logic [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_div.sv:127]
WARNING: [Synth 8-87] always_comb on 'opb_i_d_reg' did not result in combinational logic [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_div.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'vproc_div' (48#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_div.sv:6]
WARNING: [Synth 8-5858] RAM pipe_out_res_flags_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'vproc_unit_wrapper__parameterized2' (48#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 32'b00000000000000000000000000000010 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32 - type: integer 
	Parameter X_RFR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (48#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vproc_unit_wrapper__parameterized3' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
	Parameter UNIT bound to: 3'b101 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000010 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000001000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'vproc_sld' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_sld.sv:6]
	Parameter SLD_OP_W bound to: 32 - type: integer 
	Parameter BUF_OPERANDS bound to: 1'b1 
	Parameter BUF_RESULTS bound to: 1'b1 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter SLD_1UP_XVAL bound to: 2'b00 
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_sld.sv:135]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_sld.sv:136]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_sld.sv:142]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_sld.sv:143]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_sld.sv:144]
INFO: [Synth 8-6155] done synthesizing module 'vproc_sld' (49#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_sld.sv:6]
WARNING: [Synth 8-5858] RAM pipe_out_res_flags_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'vproc_unit_wrapper__parameterized3' (49#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_xif' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
	Parameter X_NUM_RS bound to: 32'b00000000000000000000000000000010 
	Parameter X_ID_WIDTH bound to: 4 - type: integer 
	Parameter X_MEM_WIDTH bound to: 32 - type: integer 
	Parameter X_RFR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_RFW_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter X_MISA bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vproc_xif' (49#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_xif.sv:12]
INFO: [Synth 8-6157] synthesizing module 'vproc_unit_wrapper__parameterized4' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
	Parameter UNIT bound to: 3'b110 
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter OP_CNT bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_OP_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000010 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter VLSU_QUEUE_SZ bound to: 32'b00000000000000000000000000000100 
	Parameter VLSU_FLAGS bound to: 1'b0 
	Parameter MUL_TYPE bound to: 32'sb00000000000000000000000000000000 
	Parameter COUNTER_W bound to: 32'b00000000000000000000000000001000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'vproc_elem' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_elem.sv:6]
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter GATHER_OP_W bound to: 32 - type: integer 
	Parameter BUF_RESULTS bound to: 1'b1 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_elem.sv:128]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_elem.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'vproc_elem' (50#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_elem.sv:6]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:443]
WARNING: [Synth 8-5858] RAM pipe_out_res_flags_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'vproc_unit_wrapper__parameterized4' (50#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:6]
WARNING: [Synth 8-5858] RAM pipe_out_res_flags_o_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'vproc_unit_mux__parameterized1' (50#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_mux.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_vregpack__parameterized1' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:7]
	Parameter VPORT_W bound to: 32'b00000000000000000000000010000000 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter MAX_RES_W bound to: 32 - type: integer 
	Parameter RES_CNT bound to: 32'b00000000000000000000000000000010 
	Parameter RES_W bound to: 64'b0000000000000000000000000010000000000000000000000000000000000100 
	Parameter RES_MASK bound to: 2'b10 
	Parameter RES_NARROW bound to: 2'b01 
	Parameter RES_ALLOW_ELEMWISE bound to: 2'b01 
	Parameter RES_ALWAYS_ELEMWISE bound to: 2'b00 
	Parameter INSTR_ID_W bound to: 4 - type: integer 
	Parameter INSTR_ID_CNT bound to: 32'b00000000000000000000000000010000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter PEND_CLEAR_CNT_W bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:300]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:301]
INFO: [Synth 8-6155] done synthesizing module 'vproc_vregpack__parameterized1' (50#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregpack.sv:7]
WARNING: [Synth 8-5858] RAM op_flags_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'vproc_pipeline__parameterized1' (50#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'vproc_pipeline_wrapper__parameterized1' (50#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_decoder' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_decoder.sv:6]
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter CFG_VL_W bound to: 32'b00000000000000000000000000000111 
	Parameter XIF_MEM_W bound to: 32'b00000000000000000000000000100000 
	Parameter ALIGNED_UNITSTRIDE bound to: 1'b0 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_decoder.sv:196]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_decoder.sv:307]
INFO: [Synth 8-226] default block is never used [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_decoder.sv:2449]
INFO: [Synth 8-6155] done synthesizing module 'vproc_decoder' (51#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_decoder.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_pending_wr' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pending_wr.sv:6]
	Parameter CFG_VL_W bound to: 32'b00000000000000000000000000000111 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'vproc_pending_wr' (52#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pending_wr.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_dispatcher' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_dispatcher.sv:6]
	Parameter PIPE_CNT bound to: 32'b00000000000000000000000000000011 
	Parameter PIPE_UNITS bound to: 21'b000000100001001101010 
	Parameter MAX_VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter VADDR_CNT bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'vproc_dispatcher' (53#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_dispatcher.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_vregfile' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregfile.sv:6]
	Parameter VREG_TYPE bound to: 32'sb00000000000000000000000000000001 
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter MAX_PORT_W bound to: 128 - type: integer 
	Parameter MAX_ADDR_W bound to: 5 - type: integer 
	Parameter PORT_RD_CNT bound to: 32'b00000000000000000000000000000100 
	Parameter PORT_RD_W bound to: 128'b00000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000 
	Parameter PORT_WR_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter PORT_WR_W bound to: 32'b00000000000000000000000010000000 
	Parameter PORT_RD_CNT_TOTAL bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/opt/vivado_2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70040]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (54#1) [/opt/vivado_2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:70040]
WARNING: [Synth 8-5856] 3D RAM rd_addr_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'vproc_vregfile' (55#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vregfile.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_vreg_wr_mux' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vreg_wr_mux.sv:6]
	Parameter VREG_W bound to: 32'b00000000000000000000000010000000 
	Parameter VPORT_WR_CNT bound to: 32'b00000000000000000000000000000001 
	Parameter PIPE_CNT bound to: 32'b00000000000000000000000000000011 
	Parameter PIPE_UNITS bound to: 21'b000000100001001101010 
	Parameter PIPE_VPORT_WR bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TIMEPRED bound to: 1'b0 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter VADDR_W bound to: 32'b00000000000000000000000000000101 
	Parameter PEND_CLEAR_CNT_W bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'vproc_vreg_wr_mux' (56#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_vreg_wr_mux.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vproc_result' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_result.sv:6]
	Parameter XIF_ID_W bound to: 4 - type: integer 
	Parameter DONT_CARE_ZERO bound to: 1'b0 
	Parameter XIF_ID_CNT bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'vproc_result' (57#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_result.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'vproc_core' (58#1) [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_core.sv:6]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vproc_top.sv:432]
WARNING: [Synth 8-693] zero replication count - replication ignored [/homes/s12023400/191019/sources/rtl/vproc_top.sv:433]
WARNING: [Synth 8-5788] Register req_write_reg[0] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[1] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[2] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[3] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[4] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[5] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[6] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[7] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[8] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[9] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[10] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[11] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[12] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[13] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[14] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[15] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[16] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[17] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[18] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[19] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[20] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[21] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[22] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[23] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[24] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[25] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[26] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[27] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[28] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[29] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[30] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
WARNING: [Synth 8-5788] Register req_write_reg[31] in module vproc_top is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/homes/s12023400/191019/sources/rtl/vproc_top.sv:563]
INFO: [Synth 8-6155] done synthesizing module 'vproc_top' (59#1) [/homes/s12023400/191019/sources/rtl/vproc_top.sv:6]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[1][shift]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[1][elemwise]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[1][narrow]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[1][saturate]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[1][sig]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[1][vreg_idx][4]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[1][vreg_idx][3]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[1][vreg_idx][2]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[1][vreg_idx][1]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[1][vreg_idx][0]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[0][mul_idx][2]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[0][mul_idx][1]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[0][mul_idx][0]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[0][vreg_idx][4]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[0][vreg_idx][3]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[0][vreg_idx][2]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[0][vreg_idx][1]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_flags_i[0][vreg_idx][0]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][31]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][30]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][29]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][28]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][27]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][26]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][25]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][24]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][23]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][22]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][21]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][20]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][19]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][18]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][17]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][16]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][15]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][14]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][13]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][12]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][11]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][10]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][9]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][8]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][7]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][6]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][5]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_data_i[1][4]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][31]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][30]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][29]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][28]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][27]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][26]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][25]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][24]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][23]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][22]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][21]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][20]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][19]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][18]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][17]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][16]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][15]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][14]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][13]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][12]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][11]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][10]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][9]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][8]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][7]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][6]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][5]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[1][4]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][31]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][30]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][29]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][28]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][27]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][26]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][25]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][24]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][23]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][22]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][21]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][20]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][19]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][18]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][17]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][16]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][15]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][14]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][13]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][12]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][11]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][10]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][9]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][8]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][7]
WARNING: [Synth 8-3331] design vproc_vregpack__parameterized1 has unconnected port pipe_in_res_mask_i[0][6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1745.500 ; gain = 356.012 ; free physical = 21207 ; free virtual = 36279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1763.312 ; gain = 373.824 ; free physical = 21269 ; free virtual = 36340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-1Q
INFO: [Device 21-403] Loading part xc7s100fgga676-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1771.316 ; gain = 381.828 ; free physical = 21263 ; free virtual = 36334
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cv32e40x_mpu'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_pc_target.sv:40]
INFO: [Synth 8-5546] ROM "decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/cv32e40x_div.sv:168]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cv32e40x_div'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cv32e40x_mpu__parameterized0'
INFO: [Synth 8-4471] merging register 'outstanding_q_reg[0][store]' into 'outstanding_q_reg[0][bufferable]' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_lsu_response_filter.sv:147]
INFO: [Synth 8-5546] ROM "dcsr_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "csr_counter_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_cs_reg' in module 'cv32e40x_controller_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'debug_fsm_cs_reg' in module 'cv32e40x_controller_fsm'
INFO: [Synth 8-5546] ROM "emul_override" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "evl_pol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_override_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'state_rdata_q_reg[exc]' into 'mem_err_q_reg' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:227]
WARNING: [Synth 8-3936] Found unconnected internal register 'state_rdata_q_reg[vreg_idx]' and it is trimmed from '6' to '2' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul_block.sv:83]
INFO: [Synth 8-4471] merging register 'state_q_reg[init_addr]' into 'state_q_reg[first_cycle]' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:511]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:499]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:499]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:487]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:487]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:487]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:487]
WARNING: [Synth 8-3936] Found unconnected internal register 'sum_q_reg' and it is trimmed from '36' to '35' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_alu.sv:111]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_unit_wrapper.sv:366]
INFO: [Synth 8-4471] merging register 'state_q_reg[init_addr]' into 'state_q_reg[first_cycle]' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline.sv:178]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <unary minus> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:444]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <unary minus> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_pipeline_wrapper.sv:364]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/homes/s12023400/191019/sources/rtl/vproc_top.sv:560]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE2 |                               01 |                              010
                 iSTATE3 |                               10 |                              001
                 iSTATE1 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cv32e40x_mpu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DIV_IDLE |                               00 |                               00
              DIV_DIVIDE |                               01 |                               01
               DIV_DUMMY |                               10 |                               10
              DIV_FINISH |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cv32e40x_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              100
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              001
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cv32e40x_mpu__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                              000 |                              000
                BOOT_SET |                              001 |                              001
              FUNCTIONAL |                              010 |                              010
             DEBUG_TAKEN |                              011 |                              100
                   SLEEP |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_cs_reg' using encoding 'sequential' in module 'cv32e40x_controller_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               HAVERESET |                              001 |                              001
                 RUNNING |                              010 |                              010
                  HALTED |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'debug_fsm_cs_reg' in module 'cv32e40x_controller_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'opa_i_d_reg' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_div.sv:127]
WARNING: [Synth 8-327] inferring latch for variable 'opb_i_d_reg' [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_div.sv:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1864.168 ; gain = 474.680 ; free physical = 19347 ; free virtual = 34420
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |vproc_pipeline_wrapper__parameterized1 |           1|     35346|
|2     |vproc_core__GB1                        |           1|     22557|
|3     |vproc_core__GB2                        |           1|     17276|
|4     |vproc_top__GC0                         |           1|     29863|
+------+---------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 3     
	   2 Input     37 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 18    
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 22    
	   2 Input      6 Bit       Adders := 8     
	  32 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 21    
	   3 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      4 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 19    
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 1     
	  21 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	  23 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 1     
	  25 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  27 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 1     
	  29 Input      1 Bit         XORs := 1     
	  30 Input      1 Bit         XORs := 1     
	  31 Input      1 Bit         XORs := 1     
	  32 Input      1 Bit         XORs := 1     
	  33 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 19    
	              123 Bit    Registers := 2     
	               86 Bit    Registers := 4     
	               85 Bit    Registers := 8     
	               64 Bit    Registers := 3     
	               50 Bit    Registers := 4     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 154   
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 11    
	               13 Bit    Registers := 17    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 67    
	                4 Bit    Registers := 51    
	                3 Bit    Registers := 54    
	                2 Bit    Registers := 171   
	                1 Bit    Registers := 555   
+---Multipliers : 
	                32x32  Multipliers := 1     
	                 4x30  Multipliers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 49    
	   4 Input    128 Bit        Muxes := 3     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 6     
	   2 Input    123 Bit        Muxes := 4     
	   2 Input     96 Bit        Muxes := 13    
	   2 Input     86 Bit        Muxes := 9     
	   2 Input     85 Bit        Muxes := 18    
	   2 Input     64 Bit        Muxes := 104   
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     50 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 8     
	   2 Input     36 Bit        Muxes := 4     
	   4 Input     35 Bit        Muxes := 1     
	   4 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 6     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 215   
	   4 Input     32 Bit        Muxes := 56    
	   5 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 1     
	  24 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 8     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     17 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 41    
	   3 Input     16 Bit        Muxes := 1     
	  16 Input     13 Bit        Muxes := 1     
	   5 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	  98 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 78    
	   4 Input      8 Bit        Muxes := 36    
	   3 Input      8 Bit        Muxes := 12    
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 21    
	   4 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 52    
	   8 Input      5 Bit        Muxes := 3     
	   9 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 7     
	   6 Input      5 Bit        Muxes := 2     
	  19 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	  38 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 43    
	   3 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 78    
	   3 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 7     
	  99 Input      3 Bit        Muxes := 1     
	  98 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 315   
	   5 Input      2 Bit        Muxes := 17    
	   7 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 51    
	  16 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	  98 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 819   
	   4 Input      1 Bit        Muxes := 96    
	   3 Input      1 Bit        Muxes := 36    
	  17 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 34    
	  98 Input      1 Bit        Muxes := 2     
	  99 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 18    
	  38 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vproc_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 162   
Module vproc_vregunpack__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 6     
	               86 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 13    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 17    
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 4     
	   2 Input     86 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 3     
	   4 Input     24 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module vproc_queue__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module vproc_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               13 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 82    
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 4     
	   4 Input     35 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 3     
Module vproc_unit_wrapper__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cv32e40x_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 8     
Module cv32e40x_ff_one__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vproc_div_shift_clz 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module vproc_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module vproc_sld 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module vproc_elem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module vproc_unit_wrapper__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module vproc_unit_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 30    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 12    
Module vproc_vregpack__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   3 Input    128 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module vproc_pipeline__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 24    
	   4 Input      8 Bit        Muxes := 17    
	   3 Input      8 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 9     
Module vproc_pipeline_wrapper__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module vproc_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	  16 Input     13 Bit        Muxes := 1     
	   5 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	  98 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  99 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  98 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	  98 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 3     
	  98 Input      1 Bit        Muxes := 2     
	  99 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
Module vproc_pending_wr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module vproc_dispatcher 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vproc_vreg_wr_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vproc_vregunpack__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 5     
	               85 Bit    Registers := 4     
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 13    
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 4     
	   2 Input     85 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module vproc_queue__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module vproc_mul_block__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module vproc_mul_block__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module vproc_mul_block__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module vproc_mul_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module vproc_mul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 9     
	               13 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 56    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module vproc_unit_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vproc_vregpack__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module vproc_pipeline__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 3     
Module vproc_pipeline_wrapper__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
Module vproc_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              123 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    123 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module vproc_vregunpack 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	               85 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 12    
	   2 Input    124 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 4     
	   2 Input     85 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     24 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module vproc_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
Module vproc_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               50 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     50 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
Module vproc_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module vproc_lsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                 4x30  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module vproc_unit_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module vproc_vregpack 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module vproc_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 5     
Module vproc_pipeline_wrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module vproc_result 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
Module vproc_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 182   
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 261   
	  13 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module cv32e40x_int_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  19 Input      5 Bit        Muxes := 1     
Module cv32e40x_sleep_unit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cv32e40x_prefetcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module cv32e40x_alignment_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 23    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 4     
Module cv32e40x_mpu 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
Module cv32e40x_instr_obi_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module cv32e40x_compressed_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
Module cv32e40x_if_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cv32e40x_pc_target 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module cv32e40x_m_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 4     
Module cv32e40x_i_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module cv32e40x_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module cv32e40x_id_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 38    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cv32e40x_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 8     
Module cv32e40x_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   4 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     17 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module cv32e40x_ff_one 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cv32e40x_alu_b_cpop 
Detailed RTL Component Info : 
+---Adders : 
	  32 Input      6 Bit       Adders := 1     
Module cv32e40x_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
	  10 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	  15 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 1     
	  21 Input      1 Bit         XORs := 1     
	  22 Input      1 Bit         XORs := 1     
	  23 Input      1 Bit         XORs := 1     
	  24 Input      1 Bit         XORs := 1     
	  25 Input      1 Bit         XORs := 1     
	  26 Input      1 Bit         XORs := 1     
	  27 Input      1 Bit         XORs := 1     
	  28 Input      1 Bit         XORs := 1     
	  29 Input      1 Bit         XORs := 1     
	  30 Input      1 Bit         XORs := 1     
	  31 Input      1 Bit         XORs := 1     
	  32 Input      1 Bit         XORs := 1     
	  33 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  23 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cv32e40x_ex_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module cv32e40x_mpu__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module cv32e40x_lsu_response_filter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module cv32e40x_write_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module cv32e40x_load_store_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module cv32e40x_wb_stage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module cv32e40x_csr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_csr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cv32e40x_cs_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 12    
	  32 Input     32 Bit        Muxes := 1     
	  24 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  38 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 14    
	  38 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
	  29 Input      1 Bit        Muxes := 1     
Module cv32e40x_controller_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   5 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  10 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   9 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
Module cv32e40x_controller_bypass 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
Module cv32e40x_register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'sld/state_ex_q_reg[xval]' and it is trimmed from '32' to '2' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_sld.sv:64]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[2].unit/mul/state_ex3_q_reg[mode]' and it is trimmed from '13' to '12' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:135]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk1[2].unit/mul/state_ex2_q_reg[mode]' and it is trimmed from '13' to '12' bits. [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_mul.sv:105]
DSP Report: Generating DSP genblk1[2].unit/mul/genblk5[1].mul_block/genblk1.mul_q_reg, operation Mode is: (A2*B2)'.
DSP Report: register genblk1[2].unit/mul/genblk5[1].mul_block/genblk1.op2_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[1].mul_block/genblk1.mul_q_reg.
DSP Report: register genblk1[2].unit/mul/genblk5[1].mul_block/genblk1.mul_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[1].mul_block/genblk1.mul_q_reg.
DSP Report: register genblk1[2].unit/mul/genblk5[1].mul_block/genblk1.mul_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[1].mul_block/genblk1.mul_q_reg.
DSP Report: operator genblk1[2].unit/mul/genblk5[1].mul_block/genblk1.mul_d is absorbed into DSP genblk1[2].unit/mul/genblk5[1].mul_block/genblk1.mul_q_reg.
DSP Report: Generating DSP genblk1[2].unit/mul/genblk5[3].mul_block/genblk1.mul_q_reg, operation Mode is: (A2*B2)'.
DSP Report: register genblk1[2].unit/mul/genblk5[3].mul_block/genblk1.mul_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[3].mul_block/genblk1.mul_q_reg.
DSP Report: register genblk1[2].unit/mul/genblk5[3].mul_block/genblk1.op1_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[3].mul_block/genblk1.mul_q_reg.
DSP Report: register genblk1[2].unit/mul/genblk5[3].mul_block/genblk1.mul_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[3].mul_block/genblk1.mul_q_reg.
DSP Report: operator genblk1[2].unit/mul/genblk5[3].mul_block/genblk1.mul_d is absorbed into DSP genblk1[2].unit/mul/genblk5[3].mul_block/genblk1.mul_q_reg.
DSP Report: Generating DSP genblk1[2].unit/mul/genblk5[2].mul_block/genblk1.mul_q_reg, operation Mode is: (A2*B2)'.
DSP Report: register genblk1[2].unit/mul/genblk5[2].mul_block/genblk1.op2_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[2].mul_block/genblk1.mul_q_reg.
DSP Report: register genblk1[2].unit/mul/genblk5[2].mul_block/genblk1.op1_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[2].mul_block/genblk1.mul_q_reg.
DSP Report: register genblk1[2].unit/mul/genblk5[2].mul_block/genblk1.mul_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[2].mul_block/genblk1.mul_q_reg.
DSP Report: operator genblk1[2].unit/mul/genblk5[2].mul_block/genblk1.mul_d is absorbed into DSP genblk1[2].unit/mul/genblk5[2].mul_block/genblk1.mul_q_reg.
DSP Report: Generating DSP genblk1[2].unit/mul/genblk5[0].mul_block/genblk1.mul_q_reg, operation Mode is: (A2*B2)'.
DSP Report: register genblk1[2].unit/mul/genblk5[0].mul_block/genblk1.op2_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[0].mul_block/genblk1.mul_q_reg.
DSP Report: register genblk1[2].unit/mul/genblk5[0].mul_block/genblk1.op1_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[0].mul_block/genblk1.mul_q_reg.
DSP Report: register genblk1[2].unit/mul/genblk5[0].mul_block/genblk1.mul_q_reg is absorbed into DSP genblk1[2].unit/mul/genblk5[0].mul_block/genblk1.mul_q_reg.
DSP Report: operator genblk1[2].unit/mul/genblk5[0].mul_block/genblk1.mul_d is absorbed into DSP genblk1[2].unit/mul/genblk5[0].mul_block/genblk1.mul_q_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/homes/s12023400/191019/sources/rtl/vicuna2_core/rtl/vproc_lsu.sv:230]
DSP Report: Generating DSP lsu/req_addr_d1, operation Mode is: A*B.
DSP Report: operator lsu/req_addr_d1 is absorbed into DSP lsu/req_addr_d1.
DSP Report: operator lsu/req_addr_d1 is absorbed into DSP lsu/req_addr_d1.
DSP Report: Generating DSP lsu/req_addr_d1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator lsu/req_addr_d1 is absorbed into DSP lsu/req_addr_d1.
DSP Report: operator lsu/req_addr_d1 is absorbed into DSP lsu/req_addr_d1.
INFO: [Synth 8-5546] ROM "i_decoder_i/decoder_ctrl_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_mult.sv:196]
DSP Report: Generating DSP int_result, operation Mode is: A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: Generating DSP int_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: Generating DSP int_result, operation Mode is: A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: Generating DSP int_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator int_result is absorbed into DSP int_result.
DSP Report: operator int_result is absorbed into DSP int_result.
INFO: [Synth 8-4471] merging register 'response_filter_i/outstanding_q_reg[1][bufferable]' into 'response_filter_i/outstanding_q_reg[0][bufferable]' [/homes/s12023400/191019/sources/rtl/cv32e40x/rtl/cv32e40x_lsu_response_filter.sv:147]
INFO: [Synth 8-5546] ROM "csr_counter_read_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dcsr_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mcause_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mstatus_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch0_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dscratch1_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][30]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][30]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][14]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][14]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][22]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][22]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][24]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][24]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][8]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][8]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][16]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][16]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][25]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][25]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][9]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][9]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][17]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][17]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][26]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][26]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][10]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][10]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][18]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][18]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][27]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][27]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][11]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][11]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][19]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][19]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][28]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][28]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][12]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][12]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][20]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][20]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][29]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][29]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][13]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][13]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][21]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][21]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][31]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][31]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][15]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][15]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[xval][23]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_xval][1][23]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_flags][4][elemwise]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_flags][0][elemwise]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_flags][0][elemwise]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_flags][1][elemwise]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][54]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][eew][0]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][55]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][eew][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\v_core/genblk9[2].pipe /pipeline/unit_mux/\genblk1[1].unit/alu /\operand2_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][54]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][eew][0]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][55]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][eew][1]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[3][eew][0]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[3][ctrl][54]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[3][eew][1]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[3][ctrl][55]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[4][eew][1]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[4][ctrl][55]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[4][eew][0]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[4][ctrl][54]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_vaddr][3][0]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_vaddr][2][0]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_vaddr][3][1]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_vaddr][2][1]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_vaddr][3][2]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_vaddr][2][2]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_vaddr][3][3]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_vaddr][2][3]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_vaddr][3][4]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/state_q_reg[op_vaddr][2][4]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][43]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][30]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][27]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][14]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][35]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][22]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][37]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][24]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][21]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][8]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][29]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][16]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][38]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][25]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][22]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][9]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][30]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][17]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][39]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][26]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][23]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][10]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][31]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][18]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][40]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][27]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][24]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][11]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][32]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][19]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][41]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][28]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][25]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][12]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][33]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][20]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][42]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][29]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][26]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][13]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][34]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][21]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][44]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][31]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][28]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][15]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][36]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_xval][1][23]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][43]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][30]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][27]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][14]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][35]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][22]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][37]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][24]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][21]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][8]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][29]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][16]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][38]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][25]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][22]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][9]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][30]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][17]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][39]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][26]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][23]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][10]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][31]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][18]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][40]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][27]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][24]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][11]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][32]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][19]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][41]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][28]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][25]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][12]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][33]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][20]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][42]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][29]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][26]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][13]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][34]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][21]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][44]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][31]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][28]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][15]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][36]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_xval][1][23]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_flags][4][elemwise]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_flags][1][elemwise]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_flags][0][elemwise]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_flags][1][elemwise]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_flags][4][elemwise]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_flags][0][elemwise]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[3][op_flags][4][elemwise]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[3][op_flags][0][elemwise]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_vaddr][2][3]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_vaddr][3][3]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_vaddr][2][4]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[1][op_vaddr][3][4]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_vaddr][2][3]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_vaddr][3][3]'
INFO: [Synth 8-3886] merging instance 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_vaddr][2][4]' (FDE) to 'v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[2][op_vaddr][3][4]'
INFO: [Synth 8-3886] merging instance 'v_corei_1/genblk9[1].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][53]' (FDE) to 'v_corei_1/genblk9[1].pipe/pipeline/unpack/stage_state_q_reg[1][eew][0]'
INFO: [Synth 8-3886] merging instance 'v_corei_1/genblk9[1].pipe/pipeline/unpack/stage_state_q_reg[1][eew][1]' (FDE) to 'v_corei_1/genblk9[1].pipe/pipeline/unpack/stage_state_q_reg[1][ctrl][54]'
INFO: [Synth 8-3886] merging instance 'v_corei_1/genblk9[1].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][53]' (FDE) to 'v_corei_1/genblk9[1].pipe/pipeline/unpack/stage_state_q_reg[2][eew][0]'
INFO: [Synth 8-3886] merging instance 'v_corei_1/genblk9[1].pipe/pipeline/unpack/stage_state_q_reg[2][eew][1]' (FDE) to 'v_corei_1/genblk9[1].pipe/pipeline/unpack/stage_state_q_reg[2][ctrl][54]'
INFO: [Synth 8-3886] merging instance 'v_corei_1/genblk9[1].pipe/pipeline/unpack/stage_state_q_reg[3][ctrl][53]' (FDE) to 'v_corei_1/genblk9[1].pipe/pipeline/unpack/stage_state_q_reg[3][eew][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk9[1].pipe /pipeline/unit_mux/\genblk1[2].unit/mul/genblk5[1].mul_block/genblk1.acc_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\genblk9[1].pipe /pipeline/\state_q_reg[count_inc][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk9[1].pipe /pipeline/state_wait_alt_count_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk9[0].pipe/pipeline /\state_q_reg[op_flags][1][vf4_ext] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk9[0].pipe/pipeline /state_wait_alt_count_q_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk9[0].pipe/pipeline /pack/\stage_state_q_reg[pend_clr_cnt][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk9[0].pipe/pipeline /unpack/\stage_state_q_reg[1][op_flags][1][vf4_ext] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk9[0].pipe/pipeline /unpack/\stage_state_q_reg[1][op_flags][1][vf4_ext] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/if_stage_i/\prefetch_unit_i/alignment_buffer_i/addr_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/if_stage_i/\prefetch_unit_i/alignment_buffer_i/is_clic_ptr_q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[wdata][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[be][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[be][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[be][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[be][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[addr][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/id_stage_i/\id_ex_pipe_o_reg[lsu_atop][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/trans_q_reg[we] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/load_store_unit_i/\write_buffer_i/state_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (core/cs_registers_i/\jvt_csr_i/rdata_q_reg[27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20271 ; free virtual = 35375
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 10, Available = 0. Use report_utilization command for details.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vproc_mul_block    | (A2*B2)'       | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vproc_unit_mux     | (A2*B2)'       | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vproc_mul_block    | (A2*B2)'       | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vproc_mul_block    | (A2*B2)'       | 17     | 17     | -      | -      | 34     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|vproc_unit_wrapper | A*B            | 18     | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vproc_unit_wrapper | (PCIN>>17)+A*B | 14     | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40x_mult      | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40x_mult      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40x_mult      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cv32e40x_mult      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |vproc_pipeline_wrapper__parameterized1 |           1|     14678|
|2     |vproc_core__GB1                        |           1|     20440|
|3     |vproc_core__GB2                        |           1|      7705|
|4     |vproc_top__GC0                         |           1|     19873|
+------+---------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20282 ; free virtual = 35385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |vproc_pipeline_wrapper__parameterized1 |           1|     14678|
|2     |vproc_core__GB1                        |           1|     20440|
|3     |vproc_core__GB2                        |           1|      7705|
|4     |vproc_top__GC0                         |           1|     19873|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20294 ; free virtual = 35398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20304 ; free virtual = 35408
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20304 ; free virtual = 35408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20306 ; free virtual = 35409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20306 ; free virtual = 35409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20306 ; free virtual = 35410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20306 ; free virtual = 35410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vproc_top   | v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[3][op_load][4] | 3      | 45    | NO           | NO                 | YES               | 45     | 0       | 
|vproc_top   | v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[4][ctrl][85]   | 4      | 39    | NO           | NO                 | NO                | 39     | 0       | 
|vproc_top   | v_core/genblk9[2].pipe/pipeline/unpack/stage_state_q_reg[4][ctrl][82]   | 4      | 100   | NO           | NO                 | YES               | 100    | 0       | 
|vproc_top   | v_core/genblk9[0].pipe/pipeline/unpack/stage_state_q_reg[4][ctrl][80]   | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|vproc_top   | rst_sync_qn_reg[3]                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   709|
|3     |LUT1   |   124|
|4     |LUT2   |  1602|
|5     |LUT3   |  3549|
|6     |LUT4   |  1499|
|7     |LUT5   |  2484|
|8     |LUT6   |  7232|
|9     |MUXF7  |   394|
|10    |MUXF8  |    78|
|11    |RAM32M |   128|
|12    |SRL16E |   186|
|13    |FDCE   |  2329|
|14    |FDPE   |     9|
|15    |FDRE   |  6191|
|16    |FDSE   |    30|
|17    |LD     |    32|
|18    |IBUF   |    70|
|19    |OBUF   |   135|
|20    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------------+------+
|      |Instance                             |Module                                 |Cells |
+------+-------------------------------------+---------------------------------------+------+
|1     |top                                  |                                       | 26784|
|2     |  core                               |cv32e40x_core                          |  8411|
|3     |    controller_i                     |cv32e40x_controller                    |   314|
|4     |      bypass_i                       |cv32e40x_controller_bypass             |     1|
|5     |      controller_fsm_i               |cv32e40x_controller_fsm                |   313|
|6     |    cs_registers_i                   |cv32e40x_cs_registers                  |   653|
|7     |      \basic_mode_csrs.mie_csr_i     |cv32e40x_csr__parameterized0           |    21|
|8     |      \basic_mode_csrs.mtvec_csr_i   |cv32e40x_csr                           |    30|
|9     |      dcsr_csr_i                     |cv32e40x_csr__parameterized1           |    10|
|10    |      dpc_csr_i                      |cv32e40x_csr__parameterized0_6         |    31|
|11    |      dscratch0_csr_i                |cv32e40x_csr__parameterized0_7         |    32|
|12    |      dscratch1_csr_i                |cv32e40x_csr__parameterized0_8         |    64|
|13    |      mcause_csr_i                   |cv32e40x_csr__parameterized0_9         |    13|
|14    |      mepc_csr_i                     |cv32e40x_csr__parameterized0_10        |    31|
|15    |      mscratch_csr_i                 |cv32e40x_csr__parameterized0_11        |    51|
|16    |      mstatus_csr_i                  |cv32e40x_csr__parameterized2           |     2|
|17    |      tdata1_csr_i                   |cv32e40x_csr__parameterized3           |     2|
|18    |      tdata2_csr_i                   |cv32e40x_csr__parameterized0_12        |    36|
|19    |    ex_stage_i                       |cv32e40x_ex_stage                      |  2106|
|20    |      \div.div_i                     |cv32e40x_div_5                         |   355|
|21    |      \mul.mult_i                    |cv32e40x_mult                          |  1028|
|22    |    id_stage_i                       |cv32e40x_id_stage                      |  1650|
|23    |      cv32e40x_pc_target_i           |cv32e40x_pc_target                     |     8|
|24    |    if_stage_i                       |cv32e40x_if_stage                      |  1574|
|25    |      mpu_i                          |cv32e40x_mpu                           |    11|
|26    |      prefetch_unit_i                |cv32e40x_prefetch_unit                 |   656|
|27    |        alignment_buffer_i           |cv32e40x_alignment_buffer              |   572|
|28    |        prefetcher_i                 |cv32e40x_prefetcher                    |    84|
|29    |    load_store_unit_i                |cv32e40x_load_store_unit               |   160|
|30    |      mpu_i                          |cv32e40x_mpu__parameterized0           |    21|
|31    |      response_filter_i              |cv32e40x_lsu_response_filter           |    16|
|32    |    register_file_wrapper_i          |cv32e40x_register_file_wrapper         |  1953|
|33    |      register_file_i                |cv32e40x_register_file                 |  1953|
|34    |    sleep_unit_i                     |cv32e40x_sleep_unit                    |     1|
|35    |  v_core                             |vproc_core                             | 17908|
|36    |    dispatcher                       |vproc_dispatcher                       |    52|
|37    |    \genblk9[0].pipe                 |vproc_pipeline_wrapper                 |  3464|
|38    |      pipeline                       |vproc_pipeline                         |  3461|
|39    |        pack                         |vproc_vregpack                         |   271|
|40    |        unit_mux                     |vproc_unit_mux                         |   689|
|41    |          \genblk1[0].unit           |vproc_unit_wrapper                     |   649|
|42    |            lsu                      |vproc_lsu                              |   649|
|43    |              lsu_queue              |vproc_queue__parameterized0            |   295|
|44    |              trans_complete_queue   |vproc_queue__parameterized1            |    30|
|45    |          unit_queue                 |vproc_queue__parameterized2_4          |    40|
|46    |        unpack                       |vproc_vregunpack                       |  1770|
|47    |    \genblk9[1].pipe                 |vproc_pipeline_wrapper__parameterized0 |  5459|
|48    |      pipeline                       |vproc_pipeline__parameterized0         |  5459|
|49    |        pack                         |vproc_vregpack__parameterized0         |   378|
|50    |        unit_mux                     |vproc_unit_mux__parameterized0         |  2818|
|51    |          \genblk1[2].unit           |vproc_unit_wrapper__parameterized0     |  2773|
|52    |            mul                      |vproc_mul                              |  2773|
|53    |              \genblk5[0].mul_block  |vproc_mul_block                        |   559|
|54    |              \genblk5[1].mul_block  |vproc_mul_block_1                      |   570|
|55    |              \genblk5[2].mul_block  |vproc_mul_block_2                      |   568|
|56    |              \genblk5[3].mul_block  |vproc_mul_block_3                      |   579|
|57    |          unit_queue                 |vproc_queue__parameterized2_0          |    45|
|58    |        unpack                       |vproc_vregunpack__parameterized0       |  1851|
|59    |    \genblk9[2].pipe                 |vproc_pipeline_wrapper__parameterized1 |  7183|
|60    |      pipeline                       |vproc_pipeline__parameterized1         |  6925|
|61    |        pack                         |vproc_vregpack__parameterized1         |   421|
|62    |        unit_mux                     |vproc_unit_mux__parameterized1         |  2970|
|63    |          \genblk1[1].unit           |vproc_unit_wrapper__parameterized1     |  1348|
|64    |            alu                      |vproc_alu                              |  1348|
|65    |          \genblk1[3].unit           |vproc_unit_wrapper__parameterized2     |   980|
|66    |            div                      |vproc_div                              |   980|
|67    |              \genblk1[0].div_i      |cv32e40x_div                           |   791|
|68    |          \genblk1[5].unit           |vproc_unit_wrapper__parameterized3     |   187|
|69    |            sld                      |vproc_sld                              |   187|
|70    |          \genblk1[6].unit           |vproc_unit_wrapper__parameterized4     |   248|
|71    |            elem                     |vproc_elem                             |   226|
|72    |          unit_queue                 |vproc_queue__parameterized2            |   207|
|73    |        unpack                       |vproc_vregunpack__parameterized1       |  3035|
|74    |    instr_queue                      |vproc_queue                            |   473|
|75    |    result_if                        |vproc_result                           |   276|
|76    |    vregfile                         |vproc_vregfile                         |   128|
+------+-------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20306 ; free virtual = 35410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15433 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2313.871 ; gain = 924.383 ; free physical = 20314 ; free virtual = 35418
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 2313.879 ; gain = 924.383 ; free physical = 20333 ; free virtual = 35436
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1341 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2369.922 ; gain = 0.000 ; free physical = 20331 ; free virtual = 35435
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  LD => LDCE: 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
618 Infos, 439 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:50 . Memory (MB): peak = 2369.922 ; gain = 983.461 ; free physical = 20403 ; free virtual = 35506
# set iter 0
# set clk_period 100
# set prev_valid_period $clk_period
# create_clock -name Clk -period $clk_period [get_ports clk_i]
# set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets clk_i]
# if {[catch "place_design" errorstring]} {
#   puts " Error - $errorstring "
#   exit
# }
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s100'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.953 ; gain = 0.000 ; free physical = 20423 ; free virtual = 35526
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 72f2dd11

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2433.953 ; gain = 0.000 ; free physical = 20423 ; free virtual = 35526
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2433.953 ; gain = 0.000 ; free physical = 20179 ; free virtual = 35283

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a74fea84

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2465.969 ; gain = 32.016 ; free physical = 20179 ; free virtual = 35282

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1721ce7f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20136 ; free virtual = 35240

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1721ce7f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20136 ; free virtual = 35240
Phase 1 Placer Initialization | Checksum: 1721ce7f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20136 ; free virtual = 35240

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13b0ba035

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20295 ; free virtual = 35399

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1022] Very high fanout net 'v_core/genblk9[1].pipe/pipeline/pack/ADDRD[4]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1024 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'v_core/genblk9[1].pipe/pipeline/pack/ADDRD[3]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1024 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'v_core/genblk9[1].pipe/pipeline/pack/ADDRD[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1024 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'v_core/genblk9[1].pipe/pipeline/pack/ADDRD[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1024 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'v_core/genblk9[1].pipe/pipeline/pack/ADDRD[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1024 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.012 ; gain = 0.000 ; free physical = 20922 ; free virtual = 36026

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 118872f16

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20922 ; free virtual = 36026
Phase 2.2 Global Placement Core | Checksum: 1803eb8bb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20920 ; free virtual = 36024
Phase 2 Global Placement | Checksum: 1803eb8bb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20920 ; free virtual = 36024

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 173d4ecdf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20921 ; free virtual = 36024

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a5f6a20

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20927 ; free virtual = 36030

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 122fff6bb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20927 ; free virtual = 36030

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16b0c8b81

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20927 ; free virtual = 36030

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 133810ea5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20921 ; free virtual = 36025

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 188931957

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20922 ; free virtual = 36025

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 132987281

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20922 ; free virtual = 36025
Phase 3 Detail Placement | Checksum: 132987281

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 2505.012 ; gain = 71.059 ; free physical = 20922 ; free virtual = 36025

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ccc2416f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net core/register_file_wrapper_i/register_file_i/rst_ni, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ccc2416f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 2507.812 ; gain = 73.859 ; free physical = 20931 ; free virtual = 36035
INFO: [Place 30-746] Post Placement Timing Summary WNS=68.760. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 241fee72b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2507.812 ; gain = 73.859 ; free physical = 20931 ; free virtual = 36035
Phase 4.1 Post Commit Optimization | Checksum: 241fee72b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2507.812 ; gain = 73.859 ; free physical = 20931 ; free virtual = 36035

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 241fee72b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2507.812 ; gain = 73.859 ; free physical = 20931 ; free virtual = 36035

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 241fee72b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2507.812 ; gain = 73.859 ; free physical = 20931 ; free virtual = 36035

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.812 ; gain = 0.000 ; free physical = 20931 ; free virtual = 36035
Phase 4.4 Final Placement Cleanup | Checksum: 1a403691c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2507.812 ; gain = 73.859 ; free physical = 20931 ; free virtual = 36035
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a403691c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 2507.812 ; gain = 73.859 ; free physical = 20931 ; free virtual = 36035
Ending Placer Task | Checksum: a6584f49

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 2507.812 ; gain = 73.859 ; free physical = 20932 ; free virtual = 36036
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2507.812 ; gain = 137.891 ; free physical = 20963 ; free virtual = 36066
# if {[catch "route_design" errorstring]} {
#   puts " Error - $errorstring "
#   exit
# }
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s100'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a28f02cf ConstDB: 0 ShapeSum: 3c94c7a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5ea63909

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.172 ; gain = 0.000 ; free physical = 20817 ; free virtual = 35921
Post Restoration Checksum: NetGraph: 49e95868 NumContArr: 14bce0a1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5ea63909

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2618.172 ; gain = 0.000 ; free physical = 20794 ; free virtual = 35897

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5ea63909

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2627.156 ; gain = 8.984 ; free physical = 20758 ; free virtual = 35862

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5ea63909

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2627.156 ; gain = 8.984 ; free physical = 20758 ; free virtual = 35862
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 169a3ced1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20709 ; free virtual = 35813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=69.176 | TNS=0.000  | WHS=-0.153 | THS=-92.150|

Phase 2 Router Initialization | Checksum: 141babf68

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20709 ; free virtual = 35813

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00203144 %
  Global Horizontal Routing Utilization  = 0.00259516 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22048
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22047
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 3


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f5f2b44f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20727 ; free virtual = 35830

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3351
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=66.053 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f23c8ca1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20750 ; free virtual = 35853

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=66.053 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f767abdd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20750 ; free virtual = 35853
Phase 4 Rip-up And Reroute | Checksum: f767abdd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20750 ; free virtual = 35853

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f767abdd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20750 ; free virtual = 35854

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f767abdd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20747 ; free virtual = 35851
Phase 5 Delay and Skew Optimization | Checksum: f767abdd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20747 ; free virtual = 35851

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e1a1db49

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20748 ; free virtual = 35852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=66.069 | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c0f3e759

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20748 ; free virtual = 35852
Phase 6 Post Hold Fix | Checksum: c0f3e759

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20748 ; free virtual = 35852

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.53643 %
  Global Horizontal Routing Utilization  = 5.89331 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a7de1001

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20748 ; free virtual = 35852

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a7de1001

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20748 ; free virtual = 35852

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2557a575

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20752 ; free virtual = 35855

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=66.069 | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2557a575

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20755 ; free virtual = 35859
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2666.219 ; gain = 48.047 ; free physical = 20798 ; free virtual = 35902

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2666.219 ; gain = 158.406 ; free physical = 20824 ; free virtual = 35928
# set pass [expr {[get_property SLACK [get_timing_paths -delay_type min_max]] >= 0}]
# if {!$pass} {
#     report_timing
#     report_methodology
#     report_timing_summary -check_timing_verbose
#     report_utilization
#     puts "ERROR:Failed timing at initial clk_period : $clk_period ns.  Choose larger start point or solve violations unrelated to clock frequency."
#     #start_gui
#     exit
# 
# } else {
#     report_timing
#     report_timing_summary -check_timing_verbose
#     report_utilization
#     set freq [expr (1/(1e-9 * $prev_valid_period))/1e6]
#     puts "After $iter iterations: Min Clk Period $prev_valid_period ns; $freq MHz"
# 
#     exit
# }
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 12 17:40:34 2025
| Host         : ti29.tilab.tuwien.ac.at running 64-bit unknown
| Command      : report_timing
| Design       : vproc_top
| Device       : 7s100-fgga676
| Speed File   : -1Q  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             66.120ns  (required time - arrival time)
  Source:                 core/ex_stage_i/mul.mult_i/mulh_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/id_stage_i/id_ex_pipe_o_reg[rf_waddr][3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Clk rise@100.000ns - Clk rise@0.000ns)
  Data Path Delay:        33.343ns  (logic 10.040ns (30.112%)  route 23.303ns (69.889%))
  Logic Levels:           34  (CARRY4=11 LUT2=5 LUT3=1 LUT4=5 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 104.789 - 100.000 ) 
    Source Clock Delay      (SCD):    5.268ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9769, routed)        1.796     5.268    core/ex_stage_i/mul.mult_i/clk_i_IBUF_BUFG
    SLICE_X36Y17         FDCE                                         r  core/ex_stage_i/mul.mult_i/mulh_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDCE (Prop_fdce_C_Q)         0.456     5.724 r  core/ex_stage_i/mul.mult_i/mulh_state_reg[0]/Q
                         net (fo=140, routed)         1.943     7.667    core/id_stage_i/mulh_acc_reg[7]_i_22[0]
    SLICE_X32Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.791 r  core/id_stage_i/mulh_acc[31]_i_369/O
                         net (fo=60, routed)          2.260    10.051    core/ex_stage_i/mul.mult_i/op_b[7]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.175 r  core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_102/O
                         net (fo=1, routed)           0.324    10.499    core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_102_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    11.109 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[15]_i_52/O[3]
                         net (fo=2, routed)           0.964    12.074    core/ex_stage_i/mul.mult_i/mulh_acc_reg[15]_i_52_n_4
    SLICE_X21Y19         LUT2 (Prop_lut2_I1_O)        0.336    12.410 r  core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_25/O
                         net (fo=2, routed)           0.815    13.225    core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_25_n_0
    SLICE_X16Y20         LUT4 (Prop_lut4_I3_O)        0.327    13.552 r  core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_29/O
                         net (fo=1, routed)           0.000    13.552    core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_29_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.084 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.084    core/ex_stage_i/mul.mult_i/mulh_acc_reg[15]_i_17_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.323 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[19]_i_21/O[2]
                         net (fo=2, routed)           0.729    15.052    core/ex_stage_i/mul.mult_i/mulh_acc_reg[19]_i_21_n_5
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.302    15.354 r  core/ex_stage_i/mul.mult_i/mulh_acc[19]_i_13/O
                         net (fo=2, routed)           0.927    16.281    core/ex_stage_i/mul.mult_i/mulh_acc[19]_i_13_n_0
    SLICE_X18Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.405 r  core/ex_stage_i/mul.mult_i/mulh_acc[19]_i_17/O
                         net (fo=1, routed)           0.000    16.405    core/ex_stage_i/mul.mult_i/mulh_acc[19]_i_17_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.806 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.806    core/ex_stage_i/mul.mult_i/mulh_acc_reg[19]_i_12_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.140 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_19/O[1]
                         net (fo=1, routed)           0.637    17.778    core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_19_n_6
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    18.661 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_13/O[2]
                         net (fo=2, routed)           0.718    19.379    core/ex_stage_i/mul.mult_i/PCIN[22]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.302    19.681 r  core/ex_stage_i/mul.mult_i/mulh_acc[27]_i_16/O
                         net (fo=1, routed)           0.000    19.681    core/ex_stage_i/mul.mult_i/mulh_acc[27]_i_16_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.261 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_8/O[2]
                         net (fo=2, routed)           0.836    21.097    core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_8_n_5
    SLICE_X22Y23         LUT2 (Prop_lut2_I0_O)        0.302    21.399 r  core/ex_stage_i/mul.mult_i/mulh_acc[23]_i_9/O
                         net (fo=1, routed)           0.000    21.399    core/ex_stage_i/mul.mult_i/mulh_acc[23]_i_9_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.800 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.800    core/ex_stage_i/mul.mult_i/mulh_acc_reg[23]_i_3_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.134 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.619    22.753    core/ex_stage_i/mul.mult_i/int_result[25]
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.303    23.056 r  core/ex_stage_i/mul.mult_i/mulh_acc[27]_i_6/O
                         net (fo=1, routed)           0.000    23.056    core/ex_stage_i/mul.mult_i/mulh_acc[27]_i_6_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.606 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.606    core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_2_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.940 f  core/ex_stage_i/mul.mult_i/mulh_acc_reg[31]_i_2/O[1]
                         net (fo=3, routed)           0.630    24.570    core/id_stage_i/mul_result[29]
    SLICE_X30Y22         LUT5 (Prop_lut5_I1_O)        0.303    24.873 f  core/id_stage_i/ex_wb_pipe_o[rf_wdata][29]_i_1/O
                         net (fo=6, routed)           1.173    26.046    core/ex_stage_i/rf_wdata_ex[29]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    26.170 f  core/ex_stage_i/id_ex_pipe_o[muldiv_operand_b][29]_i_1/O
                         net (fo=3, routed)           1.813    27.983    core/ex_stage_i/D[29]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.124    28.107 f  core/ex_stage_i/dec_data_q[mode][8]_i_16/O
                         net (fo=2, routed)           0.631    28.738    core/ex_stage_i/dec_data_q[mode][8]_i_16_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    28.862 f  core/ex_stage_i/dec_data_q[mode][8]_i_8/O
                         net (fo=2, routed)           0.848    29.710    core/if_stage_i/dec_data_q_reg[mode][7]
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    29.834 r  core/if_stage_i/dec_data_q[mode][7]_i_4/O
                         net (fo=1, routed)           0.691    30.525    core/if_stage_i/dec_data_q[mode][7]_i_4_n_0
    SLICE_X70Y7          LUT6 (Prop_lut6_I5_O)        0.124    30.649 f  core/if_stage_i/dec_data_q[mode][7]_i_1/O
                         net (fo=4, routed)           0.809    31.458    v_core/result_if/D[0]
    SLICE_X70Y11         LUT6 (Prop_lut6_I2_O)        0.124    31.582 f  v_core/result_if/dec_data_q[emul][1]_i_4/O
                         net (fo=1, routed)           0.670    32.252    core/if_stage_i/dec_data_q_reg[emul][1]
    SLICE_X70Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.376 r  core/if_stage_i/dec_data_q[emul][1]_i_2/O
                         net (fo=12, routed)          1.049    33.425    core/if_stage_i/dec_data_q[emul][1]_i_2_n_0
    SLICE_X74Y8          LUT6 (Prop_lut6_I1_O)        0.124    33.549 r  core/if_stage_i/dec_buf_valid_q_i_34/O
                         net (fo=1, routed)           0.802    34.351    core/if_stage_i/dec_buf_valid_q_i_34_n_0
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.475 f  core/if_stage_i/dec_buf_valid_q_i_16/O
                         net (fo=1, routed)           0.601    35.075    core/if_stage_i/dec_buf_valid_q_i_16_n_0
    SLICE_X72Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.199 r  core/if_stage_i/dec_buf_valid_q_i_6/O
                         net (fo=9, routed)           0.544    35.743    core/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][2]_0
    SLICE_X72Y9          LUT6 (Prop_lut6_I4_O)        0.124    35.867 r  core/if_stage_i/instr_empty_res_q[15]_i_3/O
                         net (fo=18, routed)          1.319    37.186    core/if_stage_i/vcore_xif\\.issue_resp[writeback]
    SLICE_X49Y8          LUT2 (Prop_lut2_I1_O)        0.117    37.303 f  core/if_stage_i/id_ex_pipe_o[rf_we]_i_3/O
                         net (fo=2, routed)           0.450    37.753    core/if_stage_i/id_ex_pipe_o[rf_we]_i_3_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I2_O)        0.358    38.111 r  core/if_stage_i/id_ex_pipe_o[rf_waddr][4]_i_1/O
                         net (fo=5, routed)           0.500    38.611    core/id_stage_i/id_ex_pipe_o_reg[rf_waddr][4]_1[0]
    SLICE_X50Y10         FDCE                                         r  core/id_stage_i/id_ex_pipe_o_reg[rf_waddr][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)      100.000   100.000 r  
    AB21                                              0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    AB21                 IBUF (Prop_ibuf_I_O)         0.843   100.843 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.200   103.043    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.134 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9769, routed)        1.655   104.789    core/id_stage_i/clk_i_IBUF_BUFG
    SLICE_X50Y10         FDCE                                         r  core/id_stage_i/id_ex_pipe_o_reg[rf_waddr][3]/C
                         clock pessimism              0.354   105.143    
                         clock uncertainty           -0.035   105.108    
    SLICE_X50Y10         FDCE (Setup_fdce_C_CE)      -0.377   104.731    core/id_stage_i/id_ex_pipe_o_reg[rf_waddr][3]
  -------------------------------------------------------------------
                         required time                        104.731    
                         arrival time                         -38.611    
  -------------------------------------------------------------------
                         slack                                 66.120    




Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 12 17:40:35 2025
| Host         : ti29.tilab.tuwien.ac.at running 64-bit unknown
| Command      : report_timing_summary -check_timing_verbose
| Design       : vproc_top
| Device       : 7s100-fgga676
| Speed File   : -1Q  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/data_valid_i_q_reg/Q (HIGH)

v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[31]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[31]/G

 There are 32 register/latch pins with no clock driven by root clock pin: v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/genblk1[0].div_i/FSM_sequential_state_reg[0]/Q (HIGH)

v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[31]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[31]/G

 There are 32 register/latch pins with no clock driven by root clock pin: v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/genblk1[0].div_i/FSM_sequential_state_reg[1]/Q (HIGH)

v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[31]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[31]/G

 There are 32 register/latch pins with no clock driven by root clock pin: v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/shift_counter_reg[0]/Q (HIGH)

v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[31]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[31]/G

 There are 32 register/latch pins with no clock driven by root clock pin: v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/shift_counter_reg[1]/Q (HIGH)

v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[31]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[31]/G

 There are 32 register/latch pins with no clock driven by root clock pin: v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/unit_ctrl_q_reg[eew][0]/Q (HIGH)

v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[31]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[31]/G

 There are 32 register/latch pins with no clock driven by root clock pin: v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/unit_ctrl_q_reg[eew][1]/Q (HIGH)

v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[31]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[16]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[17]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[18]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[19]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[20]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[21]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[22]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[23]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[24]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[25]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[26]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[27]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[28]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[29]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[30]/G
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[31]/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[16]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[17]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[18]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[19]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[20]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[21]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[22]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[23]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[24]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[25]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[26]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[27]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[28]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[29]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[30]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opa_i_d_reg[31]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[16]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[17]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[18]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[19]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[20]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[21]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[22]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[23]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[24]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[25]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[26]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[27]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[28]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[29]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[30]/D
v_core/genblk9[2].pipe/pipeline/unit_mux/genblk1[3].unit/div/opb_i_d_reg[31]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 69 input ports with no input delay specified. (HIGH)

mem_err_i
mem_ierr_i
mem_irdata_i[0]
mem_irdata_i[10]
mem_irdata_i[11]
mem_irdata_i[12]
mem_irdata_i[13]
mem_irdata_i[14]
mem_irdata_i[15]
mem_irdata_i[16]
mem_irdata_i[17]
mem_irdata_i[18]
mem_irdata_i[19]
mem_irdata_i[1]
mem_irdata_i[20]
mem_irdata_i[21]
mem_irdata_i[22]
mem_irdata_i[23]
mem_irdata_i[24]
mem_irdata_i[25]
mem_irdata_i[26]
mem_irdata_i[27]
mem_irdata_i[28]
mem_irdata_i[29]
mem_irdata_i[2]
mem_irdata_i[30]
mem_irdata_i[31]
mem_irdata_i[3]
mem_irdata_i[4]
mem_irdata_i[5]
mem_irdata_i[6]
mem_irdata_i[7]
mem_irdata_i[8]
mem_irdata_i[9]
mem_irvalid_i
mem_rdata_i[0]
mem_rdata_i[10]
mem_rdata_i[11]
mem_rdata_i[12]
mem_rdata_i[13]
mem_rdata_i[14]
mem_rdata_i[15]
mem_rdata_i[16]
mem_rdata_i[17]
mem_rdata_i[18]
mem_rdata_i[19]
mem_rdata_i[1]
mem_rdata_i[20]
mem_rdata_i[21]
mem_rdata_i[22]
mem_rdata_i[23]
mem_rdata_i[24]
mem_rdata_i[25]
mem_rdata_i[26]
mem_rdata_i[27]
mem_rdata_i[28]
mem_rdata_i[29]
mem_rdata_i[2]
mem_rdata_i[30]
mem_rdata_i[31]
mem_rdata_i[3]
mem_rdata_i[4]
mem_rdata_i[5]
mem_rdata_i[6]
mem_rdata_i[7]
mem_rdata_i[8]
mem_rdata_i[9]
mem_rvalid_i
rst_ni

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 133 ports with no output delay specified. (HIGH)

mem_addr_o[0]
mem_addr_o[10]
mem_addr_o[11]
mem_addr_o[12]
mem_addr_o[13]
mem_addr_o[14]
mem_addr_o[15]
mem_addr_o[16]
mem_addr_o[17]
mem_addr_o[18]
mem_addr_o[19]
mem_addr_o[1]
mem_addr_o[20]
mem_addr_o[21]
mem_addr_o[22]
mem_addr_o[23]
mem_addr_o[24]
mem_addr_o[25]
mem_addr_o[26]
mem_addr_o[27]
mem_addr_o[28]
mem_addr_o[29]
mem_addr_o[2]
mem_addr_o[30]
mem_addr_o[31]
mem_addr_o[3]
mem_addr_o[4]
mem_addr_o[5]
mem_addr_o[6]
mem_addr_o[7]
mem_addr_o[8]
mem_addr_o[9]
mem_be_o[0]
mem_be_o[1]
mem_be_o[2]
mem_be_o[3]
mem_iaddr_o[10]
mem_iaddr_o[11]
mem_iaddr_o[12]
mem_iaddr_o[13]
mem_iaddr_o[14]
mem_iaddr_o[15]
mem_iaddr_o[16]
mem_iaddr_o[17]
mem_iaddr_o[18]
mem_iaddr_o[19]
mem_iaddr_o[20]
mem_iaddr_o[21]
mem_iaddr_o[22]
mem_iaddr_o[23]
mem_iaddr_o[24]
mem_iaddr_o[25]
mem_iaddr_o[26]
mem_iaddr_o[27]
mem_iaddr_o[28]
mem_iaddr_o[29]
mem_iaddr_o[2]
mem_iaddr_o[30]
mem_iaddr_o[31]
mem_iaddr_o[3]
mem_iaddr_o[4]
mem_iaddr_o[5]
mem_iaddr_o[6]
mem_iaddr_o[7]
mem_iaddr_o[8]
mem_iaddr_o[9]
mem_ireq_o
mem_req_o
mem_wdata_o[0]
mem_wdata_o[10]
mem_wdata_o[11]
mem_wdata_o[12]
mem_wdata_o[13]
mem_wdata_o[14]
mem_wdata_o[15]
mem_wdata_o[16]
mem_wdata_o[17]
mem_wdata_o[18]
mem_wdata_o[19]
mem_wdata_o[1]
mem_wdata_o[20]
mem_wdata_o[21]
mem_wdata_o[22]
mem_wdata_o[23]
mem_wdata_o[24]
mem_wdata_o[25]
mem_wdata_o[26]
mem_wdata_o[27]
mem_wdata_o[28]
mem_wdata_o[29]
mem_wdata_o[2]
mem_wdata_o[30]
mem_wdata_o[31]
mem_wdata_o[3]
mem_wdata_o[4]
mem_wdata_o[5]
mem_wdata_o[6]
mem_wdata_o[7]
mem_wdata_o[8]
mem_wdata_o[9]
mem_we_o
pend_vreg_wr_map_o[0]
pend_vreg_wr_map_o[10]
pend_vreg_wr_map_o[11]
pend_vreg_wr_map_o[12]
pend_vreg_wr_map_o[13]
pend_vreg_wr_map_o[14]
pend_vreg_wr_map_o[15]
pend_vreg_wr_map_o[16]
pend_vreg_wr_map_o[17]
pend_vreg_wr_map_o[18]
pend_vreg_wr_map_o[19]
pend_vreg_wr_map_o[1]
pend_vreg_wr_map_o[20]
pend_vreg_wr_map_o[21]
pend_vreg_wr_map_o[22]
pend_vreg_wr_map_o[23]
pend_vreg_wr_map_o[24]
pend_vreg_wr_map_o[25]
pend_vreg_wr_map_o[26]
pend_vreg_wr_map_o[27]
pend_vreg_wr_map_o[28]
pend_vreg_wr_map_o[29]
pend_vreg_wr_map_o[2]
pend_vreg_wr_map_o[30]
pend_vreg_wr_map_o[31]
pend_vreg_wr_map_o[3]
pend_vreg_wr_map_o[4]
pend_vreg_wr_map_o[5]
pend_vreg_wr_map_o[6]
pend_vreg_wr_map_o[7]
pend_vreg_wr_map_o[8]
pend_vreg_wr_map_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.120        0.000                      0                24245        0.010        0.000                      0                24245       48.750        0.000                       0                  9770  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
Clk    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                66.120        0.000                      0                24245        0.010        0.000                      0                24245       48.750        0.000                       0                  9770  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack       66.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.120ns  (required time - arrival time)
  Source:                 core/ex_stage_i/mul.mult_i/mulh_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/id_stage_i/id_ex_pipe_o_reg[rf_waddr][3]/CE
                            (rising edge-triggered cell FDCE clocked by Clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Clk rise@100.000ns - Clk rise@0.000ns)
  Data Path Delay:        33.343ns  (logic 10.040ns (30.112%)  route 23.303ns (69.889%))
  Logic Levels:           34  (CARRY4=11 LUT2=5 LUT3=1 LUT4=5 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 104.789 - 100.000 ) 
    Source Clock Delay      (SCD):    5.268ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9769, routed)        1.796     5.268    core/ex_stage_i/mul.mult_i/clk_i_IBUF_BUFG
    SLICE_X36Y17         FDCE                                         r  core/ex_stage_i/mul.mult_i/mulh_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDCE (Prop_fdce_C_Q)         0.456     5.724 r  core/ex_stage_i/mul.mult_i/mulh_state_reg[0]/Q
                         net (fo=140, routed)         1.943     7.667    core/id_stage_i/mulh_acc_reg[7]_i_22[0]
    SLICE_X32Y29         LUT4 (Prop_lut4_I1_O)        0.124     7.791 r  core/id_stage_i/mulh_acc[31]_i_369/O
                         net (fo=60, routed)          2.260    10.051    core/ex_stage_i/mul.mult_i/op_b[7]
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.175 r  core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_102/O
                         net (fo=1, routed)           0.324    10.499    core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_102_n_0
    SLICE_X14Y19         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    11.109 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[15]_i_52/O[3]
                         net (fo=2, routed)           0.964    12.074    core/ex_stage_i/mul.mult_i/mulh_acc_reg[15]_i_52_n_4
    SLICE_X21Y19         LUT2 (Prop_lut2_I1_O)        0.336    12.410 r  core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_25/O
                         net (fo=2, routed)           0.815    13.225    core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_25_n_0
    SLICE_X16Y20         LUT4 (Prop_lut4_I3_O)        0.327    13.552 r  core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_29/O
                         net (fo=1, routed)           0.000    13.552    core/ex_stage_i/mul.mult_i/mulh_acc[15]_i_29_n_0
    SLICE_X16Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.084 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.084    core/ex_stage_i/mul.mult_i/mulh_acc_reg[15]_i_17_n_0
    SLICE_X16Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.323 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[19]_i_21/O[2]
                         net (fo=2, routed)           0.729    15.052    core/ex_stage_i/mul.mult_i/mulh_acc_reg[19]_i_21_n_5
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.302    15.354 r  core/ex_stage_i/mul.mult_i/mulh_acc[19]_i_13/O
                         net (fo=2, routed)           0.927    16.281    core/ex_stage_i/mul.mult_i/mulh_acc[19]_i_13_n_0
    SLICE_X18Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.405 r  core/ex_stage_i/mul.mult_i/mulh_acc[19]_i_17/O
                         net (fo=1, routed)           0.000    16.405    core/ex_stage_i/mul.mult_i/mulh_acc[19]_i_17_n_0
    SLICE_X18Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.806 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.806    core/ex_stage_i/mul.mult_i/mulh_acc_reg[19]_i_12_n_0
    SLICE_X18Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.140 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_19/O[1]
                         net (fo=1, routed)           0.637    17.778    core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_19_n_6
    SLICE_X27Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883    18.661 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_13/O[2]
                         net (fo=2, routed)           0.718    19.379    core/ex_stage_i/mul.mult_i/PCIN[22]
    SLICE_X28Y23         LUT2 (Prop_lut2_I0_O)        0.302    19.681 r  core/ex_stage_i/mul.mult_i/mulh_acc[27]_i_16/O
                         net (fo=1, routed)           0.000    19.681    core/ex_stage_i/mul.mult_i/mulh_acc[27]_i_16_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.261 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_8/O[2]
                         net (fo=2, routed)           0.836    21.097    core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_8_n_5
    SLICE_X22Y23         LUT2 (Prop_lut2_I0_O)        0.302    21.399 r  core/ex_stage_i/mul.mult_i/mulh_acc[23]_i_9/O
                         net (fo=1, routed)           0.000    21.399    core/ex_stage_i/mul.mult_i/mulh_acc[23]_i_9_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.800 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.800    core/ex_stage_i/mul.mult_i/mulh_acc_reg[23]_i_3_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.134 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_3/O[1]
                         net (fo=2, routed)           0.619    22.753    core/ex_stage_i/mul.mult_i/int_result[25]
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.303    23.056 r  core/ex_stage_i/mul.mult_i/mulh_acc[27]_i_6/O
                         net (fo=1, routed)           0.000    23.056    core/ex_stage_i/mul.mult_i/mulh_acc[27]_i_6_n_0
    SLICE_X26Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.606 r  core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.606    core/ex_stage_i/mul.mult_i/mulh_acc_reg[27]_i_2_n_0
    SLICE_X26Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.940 f  core/ex_stage_i/mul.mult_i/mulh_acc_reg[31]_i_2/O[1]
                         net (fo=3, routed)           0.630    24.570    core/id_stage_i/mul_result[29]
    SLICE_X30Y22         LUT5 (Prop_lut5_I1_O)        0.303    24.873 f  core/id_stage_i/ex_wb_pipe_o[rf_wdata][29]_i_1/O
                         net (fo=6, routed)           1.173    26.046    core/ex_stage_i/rf_wdata_ex[29]
    SLICE_X33Y12         LUT6 (Prop_lut6_I4_O)        0.124    26.170 f  core/ex_stage_i/id_ex_pipe_o[muldiv_operand_b][29]_i_1/O
                         net (fo=3, routed)           1.813    27.983    core/ex_stage_i/D[29]
    SLICE_X52Y15         LUT4 (Prop_lut4_I2_O)        0.124    28.107 f  core/ex_stage_i/dec_data_q[mode][8]_i_16/O
                         net (fo=2, routed)           0.631    28.738    core/ex_stage_i/dec_data_q[mode][8]_i_16_n_0
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    28.862 f  core/ex_stage_i/dec_data_q[mode][8]_i_8/O
                         net (fo=2, routed)           0.848    29.710    core/if_stage_i/dec_data_q_reg[mode][7]
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    29.834 r  core/if_stage_i/dec_data_q[mode][7]_i_4/O
                         net (fo=1, routed)           0.691    30.525    core/if_stage_i/dec_data_q[mode][7]_i_4_n_0
    SLICE_X70Y7          LUT6 (Prop_lut6_I5_O)        0.124    30.649 f  core/if_stage_i/dec_data_q[mode][7]_i_1/O
                         net (fo=4, routed)           0.809    31.458    v_core/result_if/D[0]
    SLICE_X70Y11         LUT6 (Prop_lut6_I2_O)        0.124    31.582 f  v_core/result_if/dec_data_q[emul][1]_i_4/O
                         net (fo=1, routed)           0.670    32.252    core/if_stage_i/dec_data_q_reg[emul][1]
    SLICE_X70Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.376 r  core/if_stage_i/dec_data_q[emul][1]_i_2/O
                         net (fo=12, routed)          1.049    33.425    core/if_stage_i/dec_data_q[emul][1]_i_2_n_0
    SLICE_X74Y8          LUT6 (Prop_lut6_I1_O)        0.124    33.549 r  core/if_stage_i/dec_buf_valid_q_i_34/O
                         net (fo=1, routed)           0.802    34.351    core/if_stage_i/dec_buf_valid_q_i_34_n_0
    SLICE_X74Y7          LUT6 (Prop_lut6_I5_O)        0.124    34.475 f  core/if_stage_i/dec_buf_valid_q_i_16/O
                         net (fo=1, routed)           0.601    35.075    core/if_stage_i/dec_buf_valid_q_i_16_n_0
    SLICE_X72Y8          LUT6 (Prop_lut6_I3_O)        0.124    35.199 r  core/if_stage_i/dec_buf_valid_q_i_6/O
                         net (fo=9, routed)           0.544    35.743    core/if_stage_i/if_id_pipe_o_reg[instr][bus_resp][rdata][2]_0
    SLICE_X72Y9          LUT6 (Prop_lut6_I4_O)        0.124    35.867 r  core/if_stage_i/instr_empty_res_q[15]_i_3/O
                         net (fo=18, routed)          1.319    37.186    core/if_stage_i/vcore_xif\\.issue_resp[writeback]
    SLICE_X49Y8          LUT2 (Prop_lut2_I1_O)        0.117    37.303 f  core/if_stage_i/id_ex_pipe_o[rf_we]_i_3/O
                         net (fo=2, routed)           0.450    37.753    core/if_stage_i/id_ex_pipe_o[rf_we]_i_3_n_0
    SLICE_X49Y8          LUT4 (Prop_lut4_I2_O)        0.358    38.111 r  core/if_stage_i/id_ex_pipe_o[rf_waddr][4]_i_1/O
                         net (fo=5, routed)           0.500    38.611    core/id_stage_i/id_ex_pipe_o_reg[rf_waddr][4]_1[0]
    SLICE_X50Y10         FDCE                                         r  core/id_stage_i/id_ex_pipe_o_reg[rf_waddr][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)      100.000   100.000 r  
    AB21                                              0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    AB21                 IBUF (Prop_ibuf_I_O)         0.843   100.843 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.200   103.043    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.134 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9769, routed)        1.655   104.789    core/id_stage_i/clk_i_IBUF_BUFG
    SLICE_X50Y10         FDCE                                         r  core/id_stage_i/id_ex_pipe_o_reg[rf_waddr][3]/C
                         clock pessimism              0.354   105.143    
                         clock uncertainty           -0.035   105.108    
    SLICE_X50Y10         FDCE (Setup_fdce_C_CE)      -0.377   104.731    core/id_stage_i/id_ex_pipe_o_reg[rf_waddr][3]
  -------------------------------------------------------------------
                         required time                        104.731    
                         arrival time                         -38.611    
  -------------------------------------------------------------------
                         slack                                 66.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 v_core/genblk9[1].pipe/pipeline/unit_mux/genblk1[2].unit/mul/result_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            v_core/genblk9[1].pipe/pipeline/pack/stage_state_q_reg[res_buffer][0][109]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.310%)  route 0.200ns (58.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9769, routed)        0.559     1.582    v_core/genblk9[1].pipe/pipeline/unit_mux/genblk1[2].unit/mul/clk_i_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  v_core/genblk9[1].pipe/pipeline/unit_mux/genblk1[2].unit/mul/result_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.723 r  v_core/genblk9[1].pipe/pipeline/unit_mux/genblk1[2].unit/mul/result_q_reg[13]/Q
                         net (fo=1, routed)           0.200     1.924    v_core/genblk9[1].pipe/pipeline/pack/stage_state_q_reg[res_buffer][0][127]_0[13]
    SLICE_X46Y55         FDRE                                         r  v_core/genblk9[1].pipe/pipeline/pack/stage_state_q_reg[res_buffer][0][109]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9769, routed)        0.832     2.110    v_core/genblk9[1].pipe/pipeline/pack/clk_i_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  v_core/genblk9[1].pipe/pipeline/pack/stage_state_q_reg[res_buffer][0][109]/C
                         clock pessimism             -0.259     1.850    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.063     1.913    v_core/genblk9[1].pipe/pipeline/pack/stage_state_q_reg[res_buffer][0][109]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X54Y42   v_core/vregfile/genblk1[0].genblk1_0.genblk1[0].genblk1[8].xlnx_ram32m_inst/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y39   v_core/vregfile/genblk1[0].genblk1_0.genblk1[0].genblk1[58].xlnx_ram32m_inst/RAMC_D1/CLK



Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 12 17:40:36 2025
| Host         : ti29.tilab.tuwien.ac.at running 64-bit unknown
| Command      : report_utilization
| Design       : vproc_top
| Device       : 7s100fgga676-1Q
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 14180 |     0 |     64000 | 22.16 |
|   LUT as Logic             | 13540 |     0 |     64000 | 21.16 |
|   LUT as Memory            |   640 |     0 |     17600 |  3.64 |
|     LUT as Distributed RAM |   512 |     0 |           |       |
|     LUT as Shift Register  |   128 |     0 |           |       |
| Slice Registers            |  8591 |     0 |    128000 |  6.71 |
|   Register as Flip Flop    |  8559 |     0 |    128000 |  6.69 |
|   Register as Latch        |    32 |     0 |    128000 |  0.03 |
| F7 Muxes                   |   394 |     0 |     32000 |  1.23 |
| F8 Muxes                   |    78 |     0 |     16000 |  0.49 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 9     |          Yes |           - |          Set |
| 2361  |          Yes |           - |        Reset |
| 30    |          Yes |         Set |            - |
| 6191  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  4426 |     0 |     16000 | 27.66 |
|   SLICEL                                   |  3260 |     0 |           |       |
|   SLICEM                                   |  1166 |     0 |           |       |
| LUT as Logic                               | 13540 |     0 |     64000 | 21.16 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 10590 |       |           |       |
|   using O5 and O6                          |  2950 |       |           |       |
| LUT as Memory                              |   640 |     0 |     17600 |  3.64 |
|   LUT as Distributed RAM                   |   512 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   512 |       |           |       |
|   LUT as Shift Register                    |   128 |     0 |           |       |
|     using O5 output only                   |    25 |       |           |       |
|     using O6 output only                   |    45 |       |           |       |
|     using O5 and O6                        |    58 |       |           |       |
| Slice Registers                            |  8591 |     0 |    128000 |  6.71 |
|   Register driven from within the Slice    |  4517 |       |           |       |
|   Register driven from outside the Slice   |  4074 |       |           |       |
|     LUT in front of the register is unused |  1684 |       |           |       |
|     LUT in front of the register is used   |  2390 |       |           |       |
| Unique Control Sets                        |   202 |       |     16000 |  1.26 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       120 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       120 |  0.00 |
|   RAMB18       |    0 |     0 |       240 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       160 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  207 |     0 |       400 | 51.75 |
|   IOB Master Pads           |   98 |       |           |       |
|   IOB Slave Pads            |  103 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       384 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ILOGIC                      |    0 |     0 |       400 |  0.00 |
| OLOGIC                      |    0 |     0 |       400 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |        96 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 7232 |                 LUT |
| FDRE     | 6191 |        Flop & Latch |
| LUT3     | 3549 |                 LUT |
| LUT5     | 2484 |                 LUT |
| FDCE     | 2329 |        Flop & Latch |
| LUT2     | 1602 |                 LUT |
| LUT4     | 1499 |                 LUT |
| RAMD32   |  768 |  Distributed Memory |
| CARRY4   |  709 |          CarryLogic |
| MUXF7    |  394 |               MuxFx |
| RAMS32   |  256 |  Distributed Memory |
| SRL16E   |  186 |  Distributed Memory |
| OBUF     |  135 |                  IO |
| LUT1     |  124 |                 LUT |
| MUXF8    |   78 |               MuxFx |
| IBUF     |   70 |                  IO |
| LDCE     |   32 |        Flop & Latch |
| FDSE     |   30 |        Flop & Latch |
| FDPE     |    9 |        Flop & Latch |
| OBUFT    |    2 |                  IO |
| BUFG     |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


After 0 iterations: Min Clk Period 100 ns; 10.0 MHz
INFO: [Common 17-206] Exiting Vivado at Wed Nov 12 17:40:36 2025...
