<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tvm: tvm::s_tir::meta_schedule::ScheduleRule Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacetvm.html">tvm</a></li><li class="navelem"><a class="el" href="namespacetvm_1_1s__tir.html">s_tir</a></li><li class="navelem"><a class="el" href="namespacetvm_1_1s__tir_1_1meta__schedule.html">meta_schedule</a></li><li class="navelem"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">tvm::s_tir::meta_schedule::ScheduleRule Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Managed reference to <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRuleNode.html" title="Rules to modify a block in a schedule.">ScheduleRuleNode</a>.  
 <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="schedule__rule_8h_source.html">schedule_rule.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for tvm::s_tir::meta_schedule::ScheduleRule:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule__inherit__graph.svg" width="236" height="404"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Collaboration diagram for tvm::s_tir::meta_schedule::ScheduleRule:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule__coll__graph.svg" width="236" height="404"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ab2e65e3b78b80802ae47b8a75585af13"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab2e65e3b78b80802ae47b8a75585af13">FInitializeWithTuneContext</a> = ffi::TypedFunction&lt; void(const <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1TuneContext.html">TuneContext</a> &amp;)&gt;</td></tr>
<tr class="memdesc:ab2e65e3b78b80802ae47b8a75585af13"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function type of <code>InitializeWithTuneContext</code> method.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab2e65e3b78b80802ae47b8a75585af13">More...</a><br /></td></tr>
<tr class="separator:ab2e65e3b78b80802ae47b8a75585af13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f509fd31d0d05e7470d2c889b1418b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a74f509fd31d0d05e7470d2c889b1418b">FApply</a> = ffi::TypedFunction&lt; ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1Schedule.html">s_tir::Schedule</a> &gt;(const <a class="el" href="classtvm_1_1s__tir_1_1Schedule.html">s_tir::Schedule</a> &amp;, const <a class="el" href="classtvm_1_1s__tir_1_1SBlockRV.html">s_tir::SBlockRV</a> &amp;)&gt;</td></tr>
<tr class="memdesc:a74f509fd31d0d05e7470d2c889b1418b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function type of <code>Apply</code> method.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a74f509fd31d0d05e7470d2c889b1418b">More...</a><br /></td></tr>
<tr class="separator:a74f509fd31d0d05e7470d2c889b1418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7299d9281647cb87d009ef94edfd14e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab7299d9281647cb87d009ef94edfd14e">FAsString</a> = ffi::TypedFunction&lt; ffi::String()&gt;</td></tr>
<tr class="memdesc:ab7299d9281647cb87d009ef94edfd14e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the schedule rule as string with name.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab7299d9281647cb87d009ef94edfd14e">More...</a><br /></td></tr>
<tr class="separator:ab7299d9281647cb87d009ef94edfd14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e66ab947a473f5d0b7638fbc596bc25"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a7e66ab947a473f5d0b7638fbc596bc25">FClone</a> = ffi::TypedFunction&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>()&gt;</td></tr>
<tr class="memdesc:a7e66ab947a473f5d0b7638fbc596bc25"><td class="mdescLeft">&#160;</td><td class="mdescRight">The function type of <code>Clone</code> method.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a7e66ab947a473f5d0b7638fbc596bc25">More...</a><br /></td></tr>
<tr class="separator:a7e66ab947a473f5d0b7638fbc596bc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a25bf07b1adbf25c9685bd6947b8b0a51"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a25bf07b1adbf25c9685bd6947b8b0a51">TVM_FFI_DEFINE_OBJECT_REF_METHODS_NULLABLE</a> (<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, ObjectRef, <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRuleNode.html">ScheduleRuleNode</a>)</td></tr>
<tr class="separator:a25bf07b1adbf25c9685bd6947b8b0a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a41980394c9b3c2add7969b99cb9971a6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a41980394c9b3c2add7969b99cb9971a6">ApplyCustomRule</a> ()</td></tr>
<tr class="memdesc:a41980394c9b3c2add7969b99cb9971a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a rule that applies customized rules registered using block attribute <code>schedule_rule</code>. The rule will be dispatched according to target keys.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a41980394c9b3c2add7969b99cb9971a6">More...</a><br /></td></tr>
<tr class="separator:a41980394c9b3c2add7969b99cb9971a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacb5aa899615f1d5c0a244cabd6abfc4"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#aacb5aa899615f1d5c0a244cabd6abfc4">IsApplyCustomRule</a> (const <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> &amp;rule)</td></tr>
<tr class="memdesc:aacb5aa899615f1d5c0a244cabd6abfc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the rule is <code>ApplyCustomRule</code>  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#aacb5aa899615f1d5c0a244cabd6abfc4">More...</a><br /></td></tr>
<tr class="separator:aacb5aa899615f1d5c0a244cabd6abfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f31a66154548648a206aad64b502716"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a4f31a66154548648a206aad64b502716">AutoInline</a> (bool into_producer, bool into_consumer, bool inline_const_tensor, bool disallow_if_then_else, bool require_injective, bool require_ordered, ffi::Optional&lt; ffi::Array&lt; ffi::String &gt;&gt; disallow_op)</td></tr>
<tr class="memdesc:a4f31a66154548648a206aad64b502716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create an auto-inline rule that inlines spatial blocks if it satisfies some conditions.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a4f31a66154548648a206aad64b502716">More...</a><br /></td></tr>
<tr class="separator:a4f31a66154548648a206aad64b502716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671fd6396e5fe5031a0f1df02d072957"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a671fd6396e5fe5031a0f1df02d072957">InlineConstantScalars</a> ()</td></tr>
<tr class="memdesc:a671fd6396e5fe5031a0f1df02d072957"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inline blocks that produce a constant scalar. Such blocks get in the way of ReverseComputeInline during AutoInline, since they are also counted as a producer block unless they are inlined first. So it is recommended to run InlineConstantScalars before AutoInline.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a671fd6396e5fe5031a0f1df02d072957">More...</a><br /></td></tr>
<tr class="separator:a671fd6396e5fe5031a0f1df02d072957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516ff696feac952dd279c3a3c6989c47"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a516ff696feac952dd279c3a3c6989c47">MultiLevelTiling</a> (ffi::String structure, ffi::Optional&lt; ffi::Array&lt; ffi::String &gt;&gt; tile_binds, ffi::Optional&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt; max_innermost_factor, ffi::Optional&lt; ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&gt; vector_load_lens, ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt; reuse_read, ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt; reuse_write, ffi::Optional&lt; ffi::Function &gt; filter_fn=std::nullopt)</td></tr>
<tr class="memdesc:a516ff696feac952dd279c3a3c6989c47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a mega rule: multi-level tiling with data reuse.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a516ff696feac952dd279c3a3c6989c47">More...</a><br /></td></tr>
<tr class="separator:a516ff696feac952dd279c3a3c6989c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86de43c2d309ded1a29cca84dd09b296"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a86de43c2d309ded1a29cca84dd09b296">MultiLevelTilingWithIntrin</a> (ffi::String intrin_name, ffi::String structure, ffi::Optional&lt; ffi::Array&lt; ffi::String &gt;&gt; tile_binds, ffi::Optional&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt; max_innermost_factor, ffi::Optional&lt; ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&gt; vector_load_lens, ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt; reuse_read, ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt; reuse_write)</td></tr>
<tr class="memdesc:a86de43c2d309ded1a29cca84dd09b296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extension of MultiLevelTiling for auto-tensorization with a single intrinsic.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a86de43c2d309ded1a29cca84dd09b296">More...</a><br /></td></tr>
<tr class="separator:a86de43c2d309ded1a29cca84dd09b296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f859d131cf7d126300e1408bf5f503"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a00f859d131cf7d126300e1408bf5f503">MultiLevelTilingTensorCore</a> (ffi::Array&lt; ffi::Map&lt; ffi::String, ffi::String &gt;&gt; intrin_groups, ffi::String structure, ffi::Optional&lt; ffi::Array&lt; ffi::String &gt;&gt; tile_binds, ffi::Optional&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt; max_innermost_factor, ffi::Optional&lt; ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&gt; vector_load_lens, ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt; reuse_read, ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt; reuse_write, bool use_software_pipeline)</td></tr>
<tr class="memdesc:a00f859d131cf7d126300e1408bf5f503"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extension of MultiLevelTiling for auto-tensorization with multiple groups of candidate tensor core intrinsics.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a00f859d131cf7d126300e1408bf5f503">More...</a><br /></td></tr>
<tr class="separator:a00f859d131cf7d126300e1408bf5f503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a87bd32b51811985e6414621dbda4f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a3a87bd32b51811985e6414621dbda4f6">MultiLevelTilingWideVector</a> (ffi::String structure, <a class="el" href="classtvm_1_1Integer.html">Integer</a> vector_length_in_bits, ffi::Optional&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt; max_innermost_factor, ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt; reuse_read, ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt; reuse_write)</td></tr>
<tr class="memdesc:a3a87bd32b51811985e6414621dbda4f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extension of MultiLevelTiling for backends with wide vectors. The loop over the innermost spatial axis of the output buffer is always vectorized with the maximum vector length.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a3a87bd32b51811985e6414621dbda4f6">More...</a><br /></td></tr>
<tr class="separator:a3a87bd32b51811985e6414621dbda4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe76551311cf89ba806bb6fa7c3410c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#aefe76551311cf89ba806bb6fa7c3410c">AddRFactor</a> (int max_jobs_per_core, ffi::Optional&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt; max_innermost_factor)</td></tr>
<tr class="memdesc:aefe76551311cf89ba806bb6fa7c3410c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a rule: add-rfactor to some blocks if needed.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#aefe76551311cf89ba806bb6fa7c3410c">More...</a><br /></td></tr>
<tr class="separator:aefe76551311cf89ba806bb6fa7c3410c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcdbdaef2676a4fb482a02602fa50353"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#abcdbdaef2676a4fb482a02602fa50353">CrossThreadReduction</a> (ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt; thread_extents)</td></tr>
<tr class="memdesc:abcdbdaef2676a4fb482a02602fa50353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a schedule rule which applies cross-thread reduction to some reduction blocks correspondingly when needed.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#abcdbdaef2676a4fb482a02602fa50353">More...</a><br /></td></tr>
<tr class="separator:abcdbdaef2676a4fb482a02602fa50353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0a7c27d226e6cb2c733367627056af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a3d0a7c27d226e6cb2c733367627056af">RandomComputeLocation</a> ()</td></tr>
<tr class="memdesc:a3d0a7c27d226e6cb2c733367627056af"><td class="mdescLeft">&#160;</td><td class="mdescRight">A rule that randomly select a compute-at location for a free block.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a3d0a7c27d226e6cb2c733367627056af">More...</a><br /></td></tr>
<tr class="separator:a3d0a7c27d226e6cb2c733367627056af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c8ed947fbf9eae932fff05ac8abf1ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a6c8ed947fbf9eae932fff05ac8abf1ab">ParallelizeVectorizeUnroll</a> (int max_jobs_per_core, int max_vectorize_extent, ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt; unroll_max_steps, bool unroll_explicit)</td></tr>
<tr class="memdesc:a6c8ed947fbf9eae932fff05ac8abf1ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark parallelize, vectorize and unroll to the root block. The mark will be applied to each block in a follow-up post processor.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a6c8ed947fbf9eae932fff05ac8abf1ab">More...</a><br /></td></tr>
<tr class="separator:a6c8ed947fbf9eae932fff05ac8abf1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e282284e525904f52eb56a378309d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a73e282284e525904f52eb56a378309d5">AutoBind</a> (int max_threadblocks, ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt; thread_extents, int max_threads_per_block=-1)</td></tr>
<tr class="memdesc:a73e282284e525904f52eb56a378309d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto bind loops around the block to BlockIdx and ThreadIdx.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a73e282284e525904f52eb56a378309d5">More...</a><br /></td></tr>
<tr class="separator:a73e282284e525904f52eb56a378309d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfee95059c5fbcca95c22ea5690f1dc8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#abfee95059c5fbcca95c22ea5690f1dc8">PyScheduleRule</a> (<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab2e65e3b78b80802ae47b8a75585af13">FInitializeWithTuneContext</a> f_initialize_with_tune_context, <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a74f509fd31d0d05e7470d2c889b1418b">FApply</a> f_apply, <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a7e66ab947a473f5d0b7638fbc596bc25">FClone</a> f_clone, <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab7299d9281647cb87d009ef94edfd14e">FAsString</a> f_as_string)</td></tr>
<tr class="memdesc:abfee95059c5fbcca95c22ea5690f1dc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a schedule rule with customized methods on the python-side.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#abfee95059c5fbcca95c22ea5690f1dc8">More...</a><br /></td></tr>
<tr class="separator:abfee95059c5fbcca95c22ea5690f1dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c5b4c18e769fe032c8e538dd3c4410"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab0c5b4c18e769fe032c8e538dd3c4410">DefaultLLVM</a> ()</td></tr>
<tr class="memdesc:ab0c5b4c18e769fe032c8e538dd3c4410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default schedule rules for LLVM.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab0c5b4c18e769fe032c8e538dd3c4410">More...</a><br /></td></tr>
<tr class="separator:ab0c5b4c18e769fe032c8e538dd3c4410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade40f0e395d060bc077926490015b3d8"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ade40f0e395d060bc077926490015b3d8">DefaultX86</a> (const ffi::String &amp;type)</td></tr>
<tr class="memdesc:ade40f0e395d060bc077926490015b3d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default schedule rules for x86 (AVX512 and VNNI)  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ade40f0e395d060bc077926490015b3d8">More...</a><br /></td></tr>
<tr class="separator:ade40f0e395d060bc077926490015b3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8433ba86fe638f800e9f31f582248a"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#afe8433ba86fe638f800e9f31f582248a">DefaultCUDA</a> ()</td></tr>
<tr class="memdesc:afe8433ba86fe638f800e9f31f582248a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default schedule rules for CUDA.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#afe8433ba86fe638f800e9f31f582248a">More...</a><br /></td></tr>
<tr class="separator:afe8433ba86fe638f800e9f31f582248a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af061eca6d67ae38ca2140e9c815f0da3"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#af061eca6d67ae38ca2140e9c815f0da3">DefaultCUDATensorCore</a> ()</td></tr>
<tr class="memdesc:af061eca6d67ae38ca2140e9c815f0da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default postprocessors for CUDA with TensorCore.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#af061eca6d67ae38ca2140e9c815f0da3">More...</a><br /></td></tr>
<tr class="separator:af061eca6d67ae38ca2140e9c815f0da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ddce9e9d2498b571456e847ae0f0e6"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#aa5ddce9e9d2498b571456e847ae0f0e6">DefaultHexagon</a> ()</td></tr>
<tr class="memdesc:aa5ddce9e9d2498b571456e847ae0f0e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default schedule rules for Hexagon.  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#aa5ddce9e9d2498b571456e847ae0f0e6">More...</a><br /></td></tr>
<tr class="separator:aa5ddce9e9d2498b571456e847ae0f0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7124d7fe5d1e03b262349e1626b98869"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a7124d7fe5d1e03b262349e1626b98869">DefaultARM</a> (const ffi::String &amp;type)</td></tr>
<tr class="memdesc:a7124d7fe5d1e03b262349e1626b98869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default schedule rules for ARM CPU (NEON and DOTPROD)  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a7124d7fe5d1e03b262349e1626b98869">More...</a><br /></td></tr>
<tr class="separator:a7124d7fe5d1e03b262349e1626b98869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41e7412430cc4c4f22b5bf4dd3e1fd6"><td class="memItemLeft" align="right" valign="top">static ffi::Array&lt; <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#aa41e7412430cc4c4f22b5bf4dd3e1fd6">DefaultRISCV</a> (int vlen)</td></tr>
<tr class="memdesc:aa41e7412430cc4c4f22b5bf4dd3e1fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create default schedule rules for RISCV CPU (RVV)  <a href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#aa41e7412430cc4c4f22b5bf4dd3e1fd6">More...</a><br /></td></tr>
<tr class="separator:aa41e7412430cc4c4f22b5bf4dd3e1fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Managed reference to <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRuleNode.html" title="Rules to modify a block in a schedule.">ScheduleRuleNode</a>. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRuleNode.html" title="Rules to modify a block in a schedule.">ScheduleRuleNode</a> </dd></dl>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a74f509fd31d0d05e7470d2c889b1418b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f509fd31d0d05e7470d2c889b1418b">&#9670;&nbsp;</a></span>FApply</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a74f509fd31d0d05e7470d2c889b1418b">tvm::s_tir::meta_schedule::ScheduleRule::FApply</a> =  ffi::TypedFunction&lt;ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1Schedule.html">s_tir::Schedule</a>&gt;(const <a class="el" href="classtvm_1_1s__tir_1_1Schedule.html">s_tir::Schedule</a>&amp;, const <a class="el" href="classtvm_1_1s__tir_1_1SBlockRV.html">s_tir::SBlockRV</a>&amp;)&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The function type of <code>Apply</code> method. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">sch</td><td>The schedule to be modified. </td></tr>
    <tr><td class="paramname">block</td><td>The specific block to apply the schedule rule. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The list of schedules generated by applying the schedule rule. </dd></dl>

</div>
</div>
<a id="ab7299d9281647cb87d009ef94edfd14e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7299d9281647cb87d009ef94edfd14e">&#9670;&nbsp;</a></span>FAsString</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab7299d9281647cb87d009ef94edfd14e">tvm::s_tir::meta_schedule::ScheduleRule::FAsString</a> =  ffi::TypedFunction&lt;ffi::String()&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the schedule rule as string with name. </p>
<dl class="section return"><dt>Returns</dt><dd>The string of the schedule rule. </dd></dl>

</div>
</div>
<a id="a7e66ab947a473f5d0b7638fbc596bc25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e66ab947a473f5d0b7638fbc596bc25">&#9670;&nbsp;</a></span>FClone</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a7e66ab947a473f5d0b7638fbc596bc25">tvm::s_tir::meta_schedule::ScheduleRule::FClone</a> =  ffi::TypedFunction&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>()&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The function type of <code>Clone</code> method. </p>
<dl class="section return"><dt>Returns</dt><dd>The cloned schedule rule. </dd></dl>

</div>
</div>
<a id="ab2e65e3b78b80802ae47b8a75585af13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e65e3b78b80802ae47b8a75585af13">&#9670;&nbsp;</a></span>FInitializeWithTuneContext</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab2e65e3b78b80802ae47b8a75585af13">tvm::s_tir::meta_schedule::ScheduleRule::FInitializeWithTuneContext</a> =  ffi::TypedFunction&lt;void(const <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1TuneContext.html">TuneContext</a>&amp;)&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The function type of <code>InitializeWithTuneContext</code> method. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">context</td><td>The tuning context for initialization. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aefe76551311cf89ba806bb6fa7c3410c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe76551311cf89ba806bb6fa7c3410c">&#9670;&nbsp;</a></span>AddRFactor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::AddRFactor </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>max_jobs_per_core</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&#160;</td>
          <td class="paramname"><em>max_innermost_factor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a rule: add-rfactor to some blocks if needed. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">max_jobs_per_core</td><td>The maximum number of jobs to be launched per CPU core. It sets the uplimit of CPU parallelism, i.e. <code>num_cores * max_jobs_per_core</code>. Use -1 to disable parallelism. </td></tr>
    <tr><td class="paramname">max_innermost_factor</td><td>The maximum size of the innermost factor. std::nullopt means no limit </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="a41980394c9b3c2add7969b99cb9971a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41980394c9b3c2add7969b99cb9971a6">&#9670;&nbsp;</a></span>ApplyCustomRule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::ApplyCustomRule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a rule that applies customized rules registered using block attribute <code>schedule_rule</code>. The rule will be dispatched according to target keys. </p>
<dl class="section return"><dt>Returns</dt><dd>The created schedule rule. </dd></dl>

</div>
</div>
<a id="a73e282284e525904f52eb56a378309d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e282284e525904f52eb56a378309d5">&#9670;&nbsp;</a></span>AutoBind()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::AutoBind </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>max_threadblocks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&#160;</td>
          <td class="paramname"><em>thread_extents</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>max_threads_per_block</em> = <code>-1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Auto bind loops around the block to BlockIdx and ThreadIdx. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">max_threadblocks</td><td>The maximum number of threadblock on GPU </td></tr>
    <tr><td class="paramname">thread_extents</td><td>Candidates of thread axis extent. </td></tr>
    <tr><td class="paramname">max_threads_per_block</td><td>The maximum number of threads per block, if it is known when this schedule rule is created. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="a4f31a66154548648a206aad64b502716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f31a66154548648a206aad64b502716">&#9670;&nbsp;</a></span>AutoInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::AutoInline </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>into_producer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>into_consumer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>inline_const_tensor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>disallow_if_then_else</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>require_injective</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>require_ordered</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Array&lt; ffi::String &gt;&gt;&#160;</td>
          <td class="paramname"><em>disallow_op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create an auto-inline rule that inlines spatial blocks if it satisfies some conditions. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">into_producer</td><td>If allows to inline a block into its producer </td></tr>
    <tr><td class="paramname">into_consumer</td><td>If allows to inline a block into its consumer </td></tr>
    <tr><td class="paramname">inline_const_tensor</td><td>Always inline constant tensors </td></tr>
    <tr><td class="paramname">disallow_if_then_else</td><td>Always disallow if-then-else-like constructs </td></tr>
    <tr><td class="paramname">require_ordered</td><td>Always require the read-to-write mapping to be ordered </td></tr>
    <tr><td class="paramname">require_injective</td><td>Always require the read-to-write mapping to be injective </td></tr>
    <tr><td class="paramname">disallow_op</td><td>The operators that are disallowed in auto inline </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="abcdbdaef2676a4fb482a02602fa50353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcdbdaef2676a4fb482a02602fa50353">&#9670;&nbsp;</a></span>CrossThreadReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::CrossThreadReduction </td>
          <td>(</td>
          <td class="paramtype">ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&#160;</td>
          <td class="paramname"><em>thread_extents</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a schedule rule which applies cross-thread reduction to some reduction blocks correspondingly when needed. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">thread_extents</td><td>Candidates of thread axis extent (values are required to be positive). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="a7124d7fe5d1e03b262349e1626b98869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7124d7fe5d1e03b262349e1626b98869">&#9670;&nbsp;</a></span>DefaultARM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void&gt; tvm::s_tir::meta_schedule::ScheduleRule::DefaultARM </td>
          <td>(</td>
          <td class="paramtype">const ffi::String &amp;&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default schedule rules for ARM CPU (NEON and DOTPROD) </p>

</div>
</div>
<a id="afe8433ba86fe638f800e9f31f582248a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8433ba86fe638f800e9f31f582248a">&#9670;&nbsp;</a></span>DefaultCUDA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void&gt; tvm::s_tir::meta_schedule::ScheduleRule::DefaultCUDA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default schedule rules for CUDA. </p>

</div>
</div>
<a id="af061eca6d67ae38ca2140e9c815f0da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af061eca6d67ae38ca2140e9c815f0da3">&#9670;&nbsp;</a></span>DefaultCUDATensorCore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void&gt; tvm::s_tir::meta_schedule::ScheduleRule::DefaultCUDATensorCore </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default postprocessors for CUDA with TensorCore. </p>

</div>
</div>
<a id="aa5ddce9e9d2498b571456e847ae0f0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ddce9e9d2498b571456e847ae0f0e6">&#9670;&nbsp;</a></span>DefaultHexagon()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void&gt; tvm::s_tir::meta_schedule::ScheduleRule::DefaultHexagon </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default schedule rules for Hexagon. </p>

</div>
</div>
<a id="ab0c5b4c18e769fe032c8e538dd3c4410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c5b4c18e769fe032c8e538dd3c4410">&#9670;&nbsp;</a></span>DefaultLLVM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void&gt; tvm::s_tir::meta_schedule::ScheduleRule::DefaultLLVM </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default schedule rules for LLVM. </p>

</div>
</div>
<a id="aa41e7412430cc4c4f22b5bf4dd3e1fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa41e7412430cc4c4f22b5bf4dd3e1fd6">&#9670;&nbsp;</a></span>DefaultRISCV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void&gt; tvm::s_tir::meta_schedule::ScheduleRule::DefaultRISCV </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>vlen</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default schedule rules for RISCV CPU (RVV) </p>

</div>
</div>
<a id="ade40f0e395d060bc077926490015b3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade40f0e395d060bc077926490015b3d8">&#9670;&nbsp;</a></span>DefaultX86()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ffi::Array&lt;<a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>, void&gt; tvm::s_tir::meta_schedule::ScheduleRule::DefaultX86 </td>
          <td>(</td>
          <td class="paramtype">const ffi::String &amp;&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create default schedule rules for x86 (AVX512 and VNNI) </p>

</div>
</div>
<a id="a671fd6396e5fe5031a0f1df02d072957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a671fd6396e5fe5031a0f1df02d072957">&#9670;&nbsp;</a></span>InlineConstantScalars()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::InlineConstantScalars </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Inline blocks that produce a constant scalar. Such blocks get in the way of ReverseComputeInline during AutoInline, since they are also counted as a producer block unless they are inlined first. So it is recommended to run InlineConstantScalars before AutoInline. </p>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="aacb5aa899615f1d5c0a244cabd6abfc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacb5aa899615f1d5c0a244cabd6abfc4">&#9670;&nbsp;</a></span>IsApplyCustomRule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool tvm::s_tir::meta_schedule::ScheduleRule::IsApplyCustomRule </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> &amp;&#160;</td>
          <td class="paramname"><em>rule</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the rule is <code>ApplyCustomRule</code> </p>

</div>
</div>
<a id="a516ff696feac952dd279c3a3c6989c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516ff696feac952dd279c3a3c6989c47">&#9670;&nbsp;</a></span>MultiLevelTiling()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::MultiLevelTiling </td>
          <td>(</td>
          <td class="paramtype">ffi::String&#160;</td>
          <td class="paramname"><em>structure</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Array&lt; ffi::String &gt;&gt;&#160;</td>
          <td class="paramname"><em>tile_binds</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&#160;</td>
          <td class="paramname"><em>max_innermost_factor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&gt;&#160;</td>
          <td class="paramname"><em>vector_load_lens</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt;&#160;</td>
          <td class="paramname"><em>reuse_read</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt;&#160;</td>
          <td class="paramname"><em>reuse_write</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Function &gt;&#160;</td>
          <td class="paramname"><em>filter_fn</em> = <code>std::nullopt</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a mega rule: multi-level tiling with data reuse. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">structure</td><td>The tiling structure. Recommended:<ul>
<li>'SSRSRS' on CPU</li>
<li>'SSSRRSRS' on GPU </li>
</ul>
</td></tr>
    <tr><td class="paramname">tile_binds</td><td>For each level of tiles, which thread axis it is bound to. Recommended:<ul>
<li>std::nullopt on CPU</li>
<li>[blockIdx.x, vthread.x, threadIdx.x] on GPU </li>
</ul>
</td></tr>
    <tr><td class="paramname">max_innermost_factor</td><td>The maximum size of the innermost factor. std::nullopt means no limit</td></tr>
    <tr><td class="paramname">vector_load_lens</td><td>The length of vector lane in vectorized cooperative fetching. std::nullopt means disable vectorization </td></tr>
    <tr><td class="paramname">reuse_read</td><td>Data reuse configuration for reading. std::nullopt means no reuse. </td></tr>
    <tr><td class="paramname">reuse_write</td><td>Data reuse configuration for writing. std::nullopt means no reuse. </td></tr>
    <tr><td class="paramname">filter_fn</td><td>A function that can be passed to overwrite the default condition for applying MultiLevelTiling to a block. Its signature must be (<a class="el" href="classtvm_1_1s__tir_1_1Schedule.html" title="Managed reference to ScheduleNode.">Schedule</a>, <a class="el" href="classtvm_1_1s__tir_1_1SBlockRV.html" title="Managed reference to SBlockRVNode.">SBlockRV</a>) -&gt; bool. This is useful if there is a need to apply MultiLevelTiling to an operation / block which is ignored by default. This function should return True for a block that should be tiled. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="a00f859d131cf7d126300e1408bf5f503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f859d131cf7d126300e1408bf5f503">&#9670;&nbsp;</a></span>MultiLevelTilingTensorCore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::MultiLevelTilingTensorCore </td>
          <td>(</td>
          <td class="paramtype">ffi::Array&lt; ffi::Map&lt; ffi::String, ffi::String &gt;&gt;&#160;</td>
          <td class="paramname"><em>intrin_groups</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::String&#160;</td>
          <td class="paramname"><em>structure</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Array&lt; ffi::String &gt;&gt;&#160;</td>
          <td class="paramname"><em>tile_binds</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&#160;</td>
          <td class="paramname"><em>max_innermost_factor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&gt;&#160;</td>
          <td class="paramname"><em>vector_load_lens</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt;&#160;</td>
          <td class="paramname"><em>reuse_read</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt;&#160;</td>
          <td class="paramname"><em>reuse_write</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>use_software_pipeline</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extension of MultiLevelTiling for auto-tensorization with multiple groups of candidate tensor core intrinsics. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrin_groups</td><td>A list of groups of tensor core intrinsics. The map should contains key "init", "load_a", "load_b", "compute", "store", which represent the tensor intrin for initialization, loading operand A, loading operand B, tensor core computation, storing the result. The value of the map should be names of tensor intrinsics, must be registered via TensorIntrin.register(...) beforehand </td></tr>
    <tr><td class="paramname">structure</td><td>The tiling structure. Recommended:<ul>
<li>'SSSRRSRS' on GPU </li>
</ul>
</td></tr>
    <tr><td class="paramname">tile_binds</td><td>For each level of tiles, which thread axis it is bound to. Recommended:<ul>
<li>[blockIdx.y, blockIdx.x, threadIdx.y] on GPU </li>
</ul>
</td></tr>
    <tr><td class="paramname">max_innermost_factor</td><td>The maximum size of the innermost factor. std::nullopt means no limit</td></tr>
    <tr><td class="paramname">vector_load_lens</td><td>The length of vector lane in vectorized cooperative fetching. std::nullopt means disable vectorization </td></tr>
    <tr><td class="paramname">reuse_read</td><td>Data reuse configuration for reading. std::nullopt means no reuse. </td></tr>
    <tr><td class="paramname">reuse_write</td><td>Data reuse configuration for writing. std::nullopt means no reuse. </td></tr>
    <tr><td class="paramname">use_software_pipeline</td><td>Whether use the software pipeline. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="a3a87bd32b51811985e6414621dbda4f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a87bd32b51811985e6414621dbda4f6">&#9670;&nbsp;</a></span>MultiLevelTilingWideVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::MultiLevelTilingWideVector </td>
          <td>(</td>
          <td class="paramtype">ffi::String&#160;</td>
          <td class="paramname"><em>structure</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtvm_1_1Integer.html">Integer</a>&#160;</td>
          <td class="paramname"><em>vector_length_in_bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&#160;</td>
          <td class="paramname"><em>max_innermost_factor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt;&#160;</td>
          <td class="paramname"><em>reuse_read</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt;&#160;</td>
          <td class="paramname"><em>reuse_write</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extension of MultiLevelTiling for backends with wide vectors. The loop over the innermost spatial axis of the output buffer is always vectorized with the maximum vector length. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">structure</td><td>The tiling structure. 'SSRSRS' is recommended. </td></tr>
    <tr><td class="paramname">vector_length_in_bits</td><td>The length of a vector register in bits. </td></tr>
    <tr><td class="paramname">max_innermost_factor</td><td>The maximum size of the innermost factor. std::nullopt means no limit</td></tr>
    <tr><td class="paramname">reuse_read</td><td>Data reuse configuration for reading. std::nullopt means no reuse. </td></tr>
    <tr><td class="paramname">reuse_write</td><td>Data reuse configuration for writing. std::nullopt means no reuse. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="a86de43c2d309ded1a29cca84dd09b296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86de43c2d309ded1a29cca84dd09b296">&#9670;&nbsp;</a></span>MultiLevelTilingWithIntrin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::MultiLevelTilingWithIntrin </td>
          <td>(</td>
          <td class="paramtype">ffi::String&#160;</td>
          <td class="paramname"><em>intrin_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::String&#160;</td>
          <td class="paramname"><em>structure</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Array&lt; ffi::String &gt;&gt;&#160;</td>
          <td class="paramname"><em>tile_binds</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&#160;</td>
          <td class="paramname"><em>max_innermost_factor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&gt;&#160;</td>
          <td class="paramname"><em>vector_load_lens</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt;&#160;</td>
          <td class="paramname"><em>reuse_read</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Optional&lt; ffi::Map&lt; ffi::String, ffi::Any &gt;&gt;&#160;</td>
          <td class="paramname"><em>reuse_write</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extension of MultiLevelTiling for auto-tensorization with a single intrinsic. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">intrin_name</td><td>The name of a tensor intrinsic, must be registered via TensorIntrin.register(...) beforehand </td></tr>
    <tr><td class="paramname">structure</td><td>The tiling structure. Recommended:<ul>
<li>'SSRSRS' on CPU</li>
<li>'SSSRRSRS' on GPU </li>
</ul>
</td></tr>
    <tr><td class="paramname">tile_binds</td><td>For each level of tiles, which thread axis it is bound to. Recommended:<ul>
<li>std::nullopt on CPU</li>
<li>[blockIdx.x, vthread.x, threadIdx.x] on GPU </li>
</ul>
</td></tr>
    <tr><td class="paramname">max_innermost_factor</td><td>The maximum size of the innermost factor. std::nullopt means no limit</td></tr>
    <tr><td class="paramname">vector_load_lens</td><td>The length of vector lane in vectorized cooperative fetching. std::nullopt means disable vectorization </td></tr>
    <tr><td class="paramname">reuse_read</td><td>Data reuse configuration for reading. std::nullopt means no reuse. </td></tr>
    <tr><td class="paramname">reuse_write</td><td>Data reuse configuration for writing. std::nullopt means no reuse. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="a6c8ed947fbf9eae932fff05ac8abf1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c8ed947fbf9eae932fff05ac8abf1ab">&#9670;&nbsp;</a></span>ParallelizeVectorizeUnroll()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::ParallelizeVectorizeUnroll </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>max_jobs_per_core</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>max_vectorize_extent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ffi::Array&lt; <a class="el" href="classtvm_1_1Integer.html">Integer</a> &gt;&#160;</td>
          <td class="paramname"><em>unroll_max_steps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>unroll_explicit</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Mark parallelize, vectorize and unroll to the root block. The mark will be applied to each block in a follow-up post processor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">max_jobs_per_core</td><td>The maximum number of jobs to be launched per CPU core. It sets the upper limit of CPU parallelism, i.e. <code>num_cores * max_jobs_per_core</code>. Use -1 to disable parallelism. </td></tr>
    <tr><td class="paramname">max_vectorize_extent</td><td>The maximum extent to be vectorized. It sets the upper limit of the hardware target vectorization. Use -1 to disable vectorization. </td></tr>
    <tr><td class="paramname">unroll_max_steps</td><td>The options of the maximum number of unroll steps to be done. Use an empty array to disable unroll. </td></tr>
    <tr><td class="paramname">unroll_explicit</td><td>Whether to explicitly unroll the loop, or just add an "unroll" pragma. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="abfee95059c5fbcca95c22ea5690f1dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfee95059c5fbcca95c22ea5690f1dc8">&#9670;&nbsp;</a></span>PyScheduleRule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::PyScheduleRule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab2e65e3b78b80802ae47b8a75585af13">FInitializeWithTuneContext</a>&#160;</td>
          <td class="paramname"><em>f_initialize_with_tune_context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a74f509fd31d0d05e7470d2c889b1418b">FApply</a>&#160;</td>
          <td class="paramname"><em>f_apply</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#a7e66ab947a473f5d0b7638fbc596bc25">FClone</a>&#160;</td>
          <td class="paramname"><em>f_clone</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html#ab7299d9281647cb87d009ef94edfd14e">FAsString</a>&#160;</td>
          <td class="paramname"><em>f_as_string</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a schedule rule with customized methods on the python-side. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">f_initialize_with_tune_context</td><td>The packed function of <code>InitializeWithTuneContext</code>. </td></tr>
    <tr><td class="paramname">f_apply</td><td>The packed function of <code>Apply</code>. </td></tr>
    <tr><td class="paramname">f_clone</td><td>The packed function of <code>Clone</code>. </td></tr>
    <tr><td class="paramname">f_as_string</td><td>The packed function of <code>AsString</code>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created. </dd></dl>

</div>
</div>
<a id="a3d0a7c27d226e6cb2c733367627056af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0a7c27d226e6cb2c733367627056af">&#9670;&nbsp;</a></span>RandomComputeLocation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a> tvm::s_tir::meta_schedule::ScheduleRule::RandomComputeLocation </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A rule that randomly select a compute-at location for a free block. </p>
<dl class="section return"><dt>Returns</dt><dd>The schedule rule created </dd></dl>

</div>
</div>
<a id="a25bf07b1adbf25c9685bd6947b8b0a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bf07b1adbf25c9685bd6947b8b0a51">&#9670;&nbsp;</a></span>TVM_FFI_DEFINE_OBJECT_REF_METHODS_NULLABLE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tvm::s_tir::meta_schedule::ScheduleRule::TVM_FFI_DEFINE_OBJECT_REF_METHODS_NULLABLE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRule.html">ScheduleRule</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ObjectRef&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classtvm_1_1s__tir_1_1meta__schedule_1_1ScheduleRuleNode.html">ScheduleRuleNode</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>include/tvm/s_tir/meta_schedule/<a class="el" href="schedule__rule_8h_source.html">schedule_rule.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
