\hypertarget{struct_r_c_c___type_def}{}\doxysection{R\+C\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_c_c___type_def}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f070xb.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{C\+F\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}{C\+IR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{A\+P\+B2\+R\+S\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}{A\+P\+B1\+R\+S\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}{A\+H\+B\+E\+NR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{A\+P\+B2\+E\+NR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}{A\+P\+B1\+E\+NR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{B\+D\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{C\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a46a098b026c5e85770e7a7f05a35d49c}{A\+H\+B\+R\+S\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_af4b0f200c36cbfd1a449e2a85b372ef9}{C\+F\+G\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_aefff89d2cb0047b1fbd254a034404acf}{C\+F\+G\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___type_def_a673eda416602a1514875fd5461cbf8ae}{C\+R2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}\label{struct_r_c_c___type_def_abaebc9204bbc1708356435a5a01e70eb}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHBENR@{AHBENR}}
\index{AHBENR@{AHBENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHBENR}{AHBENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B\+E\+NR}

R\+CC A\+HB peripheral clock register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_r_c_c___type_def_a46a098b026c5e85770e7a7f05a35d49c}\label{struct_r_c_c___type_def_a46a098b026c5e85770e7a7f05a35d49c}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHBRSTR@{AHBRSTR}}
\index{AHBRSTR@{AHBRSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AHBRSTR}{AHBRSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+H\+B\+R\+S\+TR}

R\+CC A\+HB peripheral reset register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}\label{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR@{APB1ENR}}
\index{APB1ENR@{APB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1ENR}{APB1ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+P\+B1\+E\+NR}

R\+CC A\+P\+B1 peripheral clock enable register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}\label{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR@{APB1RSTR}}
\index{APB1RSTR@{APB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR}{APB1RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+P\+B1\+R\+S\+TR}

R\+CC A\+P\+B1 peripheral reset register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}\label{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+P\+B2\+E\+NR}

R\+CC A\+P\+B2 peripheral clock enable register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}\label{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+A\+P\+B2\+R\+S\+TR}

R\+CC A\+P\+B2 peripheral reset register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}\label{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+B\+D\+CR}

R\+CC Backup domain control register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}\label{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+C\+F\+GR}

R\+CC clock configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_r_c_c___type_def_af4b0f200c36cbfd1a449e2a85b372ef9}\label{struct_r_c_c___type_def_af4b0f200c36cbfd1a449e2a85b372ef9}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+C\+F\+G\+R2}

R\+CC clock configuration register 2, Address offset\+: 0x2C \mbox{\Hypertarget{struct_r_c_c___type_def_aefff89d2cb0047b1fbd254a034404acf}\label{struct_r_c_c___type_def_aefff89d2cb0047b1fbd254a034404acf}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR3@{CFGR3}}
\index{CFGR3@{CFGR3}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR3}{CFGR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+C\+F\+G\+R3}

R\+CC clock configuration register 3, Address offset\+: 0x30 \mbox{\Hypertarget{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}\label{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIR@{CIR}}
\index{CIR@{CIR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CIR}{CIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+C\+IR}

R\+CC clock interrupt register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}\label{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+CR}

R\+CC clock control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_r_c_c___type_def_a673eda416602a1514875fd5461cbf8ae}\label{struct_r_c_c___type_def_a673eda416602a1514875fd5461cbf8ae}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+C\+R2}

R\+CC clock control register 2, Address offset\+: 0x34 \mbox{\Hypertarget{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}\label{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+C\+C\+\_\+\+Type\+Def\+::\+C\+SR}

R\+CC clock control \& status register, Address offset\+: 0x24 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/sxlga/git/\+Serial\+Test\+Project/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F0xx/\+Include/\mbox{\hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}}\end{DoxyCompactItemize}
