 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : System_TOP
Version: K-2015.06
Date   : Fri Aug 16 05:25:23 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: DUT_ALU/ALU_OUT_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_15_/Q (SDFFRQX1M)                   0.60       0.60 r
  DUT_ALU/OUT_VALID_reg/SI (SDFFRHQX4M)                   0.00       0.60 r
  data arrival time                                                  0.60

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: DUT_ALU/ALU_OUT_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_14_/Q (SDFFRQX1M)                   0.60       0.60 r
  DUT_ALU/ALU_OUT_reg_15_/SI (SDFFRQX1M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: DUT_ALU/ALU_OUT_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_13_/Q (SDFFRQX1M)                   0.60       0.60 r
  DUT_ALU/ALU_OUT_reg_14_/SI (SDFFRQX1M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: DUT_ALU/ALU_OUT_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_12_/Q (SDFFRQX1M)                   0.60       0.60 r
  DUT_ALU/ALU_OUT_reg_13_/SI (SDFFRQX1M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: DUT_ALU/ALU_OUT_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_11_/Q (SDFFRQX1M)                   0.60       0.60 r
  DUT_ALU/ALU_OUT_reg_12_/SI (SDFFRQX1M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: DUT_ALU/ALU_OUT_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_10_/Q (SDFFRQX1M)                   0.60       0.60 r
  DUT_ALU/ALU_OUT_reg_11_/SI (SDFFRQX1M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: DUT_ALU/ALU_OUT_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_9_/Q (SDFFRQX1M)                    0.60       0.60 r
  DUT_ALU/ALU_OUT_reg_10_/SI (SDFFRQX1M)                  0.00       0.60 r
  data arrival time                                                  0.60

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: DUT_ALU/ALU_OUT_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_8_/Q (SDFFRQX1M)                    0.60       0.60 r
  DUT_ALU/ALU_OUT_reg_9_/SI (SDFFRQX1M)                   0.00       0.60 r
  data arrival time                                                  0.60

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: DUT_ALU/ALU_OUT_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_7_/Q (SDFFRQX1M)                    0.84       0.84 r
  DUT_ALU/ALU_OUT_reg_8_/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: DUT_ALU/ALU_OUT_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_6_/Q (SDFFRQX1M)                    0.84       0.84 r
  DUT_ALU/ALU_OUT_reg_7_/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: DUT_ALU/ALU_OUT_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_5_/Q (SDFFRQX1M)                    0.84       0.84 r
  DUT_ALU/ALU_OUT_reg_6_/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: DUT_ALU/ALU_OUT_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_3_/Q (SDFFRQX1M)                    0.84       0.84 r
  DUT_ALU/ALU_OUT_reg_4_/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: DUT_ALU/ALU_OUT_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_2_/Q (SDFFRQX1M)                    0.84       0.84 r
  DUT_ALU/ALU_OUT_reg_3_/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: DUT_ALU/ALU_OUT_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_1_/Q (SDFFRQX1M)                    0.84       0.84 r
  DUT_ALU/ALU_OUT_reg_2_/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: DUT_ALU/ALU_OUT_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_4_/Q (SDFFRQX1M)                    0.84       0.84 r
  DUT_ALU/ALU_OUT_reg_5_/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: DUT_ALU/ALU_OUT_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/ALU_OUT_reg_0_/CK (SDFFRQX1M)                   0.00       0.00 r
  DUT_ALU/ALU_OUT_reg_0_/Q (SDFFRQX1M)                    0.84       0.84 r
  DUT_ALU/ALU_OUT_reg_1_/SI (SDFFRQX1M)                   0.00       0.84 r
  data arrival time                                                  0.84

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/OUT_VALID_reg/D (SDFFRHQX4M)                    0.00       2.43 f
  data arrival time                                                  2.43

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.10 r
  library hold time                                      -0.35      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                        2.68


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U99/Y (INVX6M)                                  0.96       3.39 r
  DUT_ALU/U137/Y (AOI21X2M)                               0.31       3.70 f
  DUT_ALU/ALU_OUT_reg_8_/D (SDFFRQX1M)                    0.00       3.70 f
  data arrival time                                                  3.70

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_8_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                        3.87


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U99/Y (INVX6M)                                  0.96       3.39 r
  DUT_ALU/U133/Y (AOI31X2M)                               0.30       3.69 f
  DUT_ALU/ALU_OUT_reg_7_/D (SDFFRQX1M)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_7_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                        3.87


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U99/Y (INVX6M)                                  0.96       3.39 r
  DUT_ALU/U93/Y (AOI31X2M)                                0.30       3.69 f
  DUT_ALU/ALU_OUT_reg_6_/D (SDFFRQX1M)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_6_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                        3.87


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_0_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U99/Y (INVX6M)                                  0.96       3.39 r
  DUT_ALU/U121/Y (AOI31X2M)                               0.30       3.69 f
  DUT_ALU/ALU_OUT_reg_0_/D (SDFFRQX1M)                    0.00       3.69 f
  data arrival time                                                  3.69

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_0_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.28      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                        3.87


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U98/Y (NAND2X4M)                                0.99       3.42 r
  DUT_ALU/U82/Y (OAI2BB1X2M)                              0.36       3.78 f
  DUT_ALU/ALU_OUT_reg_15_/D (SDFFRQX1M)                   0.00       3.78 f
  data arrival time                                                  3.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_15_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U98/Y (NAND2X4M)                                0.99       3.42 r
  DUT_ALU/U81/Y (OAI2BB1X2M)                              0.36       3.78 f
  DUT_ALU/ALU_OUT_reg_14_/D (SDFFRQX1M)                   0.00       3.78 f
  data arrival time                                                  3.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_14_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U98/Y (NAND2X4M)                                0.99       3.42 r
  DUT_ALU/U80/Y (OAI2BB1X2M)                              0.36       3.78 f
  DUT_ALU/ALU_OUT_reg_13_/D (SDFFRQX1M)                   0.00       3.78 f
  data arrival time                                                  3.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_13_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U98/Y (NAND2X4M)                                0.99       3.42 r
  DUT_ALU/U79/Y (OAI2BB1X2M)                              0.36       3.78 f
  DUT_ALU/ALU_OUT_reg_12_/D (SDFFRQX1M)                   0.00       3.78 f
  data arrival time                                                  3.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_12_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U98/Y (NAND2X4M)                                0.99       3.42 r
  DUT_ALU/U78/Y (OAI2BB1X2M)                              0.36       3.78 f
  DUT_ALU/ALU_OUT_reg_11_/D (SDFFRQX1M)                   0.00       3.78 f
  data arrival time                                                  3.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_11_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U98/Y (NAND2X4M)                                0.99       3.42 r
  DUT_ALU/U77/Y (OAI2BB1X2M)                              0.36       3.78 f
  DUT_ALU/ALU_OUT_reg_10_/D (SDFFRQX1M)                   0.00       3.78 f
  data arrival time                                                  3.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_10_/CK (SDFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U98/Y (NAND2X4M)                                0.99       3.42 r
  DUT_ALU/U76/Y (OAI2BB1X2M)                              0.36       3.78 f
  DUT_ALU/ALU_OUT_reg_9_/D (SDFFRQX1M)                    0.00       3.78 f
  data arrival time                                                  3.78

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_9_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.26      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        3.94


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U99/Y (INVX6M)                                  0.96       3.39 r
  DUT_ALU/U69/Y (AOI31X1M)                                0.42       3.81 f
  DUT_ALU/ALU_OUT_reg_4_/D (SDFFRQX1M)                    0.00       3.81 f
  data arrival time                                                  3.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_4_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                        4.01


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U99/Y (INVX6M)                                  0.96       3.39 r
  DUT_ALU/U68/Y (AOI31X1M)                                0.42       3.81 f
  DUT_ALU/ALU_OUT_reg_3_/D (SDFFRQX1M)                    0.00       3.81 f
  data arrival time                                                  3.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_3_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                        4.01


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U99/Y (INVX6M)                                  0.96       3.39 r
  DUT_ALU/U67/Y (AOI31X1M)                                0.42       3.81 f
  DUT_ALU/ALU_OUT_reg_2_/D (SDFFRQX1M)                    0.00       3.81 f
  data arrival time                                                  3.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_2_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                        4.01


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U99/Y (INVX6M)                                  0.96       3.39 r
  DUT_ALU/U70/Y (AOI31X1M)                                0.42       3.81 f
  DUT_ALU/ALU_OUT_reg_5_/D (SDFFRQX1M)                    0.00       3.81 f
  data arrival time                                                  3.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_5_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                        4.01


  Startpoint: DUT_ALU/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_ALU/OUT_VALID_reg/CK (SDFFRHQX4M)                   0.00       0.00 r
  DUT_ALU/OUT_VALID_reg/Q (SDFFRHQX4M)                    0.54       0.54 f
  DUT_ALU/OUT_VALID (ALU_test_1)                          0.00       0.54 f
  DUT_SYS_CTRL/OUT_Valid (SYS_CTRL_test_1)                0.00       0.54 f
  DUT_SYS_CTRL/U35/Y (NAND2X2M)                           0.88       1.42 r
  DUT_SYS_CTRL/U32/Y (NAND2X2M)                           1.01       2.43 f
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL_test_1)                   0.00       2.43 f
  DUT_ALU/EN (ALU_test_1)                                 0.00       2.43 f
  DUT_ALU/U99/Y (INVX6M)                                  0.96       3.39 r
  DUT_ALU/U66/Y (AOI31X1M)                                0.42       3.81 f
  DUT_ALU/ALU_OUT_reg_1_/D (SDFFRQX1M)                    0.00       3.81 f
  data arrival time                                                  3.81

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DUT_ALU/ALU_OUT_reg_1_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                        4.01


  Startpoint: DUT_RST_SYNC_1/sync_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_RST_SYNC_1/sync_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_1/sync_reg_reg_0_/CK (SDFFRQX2M)           0.00       0.00 r
  DUT_RST_SYNC_1/sync_reg_reg_0_/Q (SDFFRQX2M)            0.62       0.62 f
  DUT_RST_SYNC_1/sync_reg_reg_1_/D (SDFFRQX1M)            0.00       0.62 f
  data arrival time                                                  0.62

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_1/sync_reg_reg_1_/CK (SDFFRQX1M)           0.00       0.00 r
  library hold time                                      -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_done (Serializer_test_1)
                                                          0.00       0.68 r
  DUT_UART/U0_UART_TX/DUT_mux/test_si (MUX_test_1)        0.00       0.68 r
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/SI (SDFFSQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/CK (SDFFSQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg/SI (SDFFRQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/Q (SDFFRQX2M)
                                                          0.68       0.68 r
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch (strt_check_test_1)
                                                          0.00       0.68 r
  DUT_UART/U0_UART_RX/test_so (UART_RX_test_1)            0.00       0.68 r
  DUT_UART/U0_UART_TX/test_si (UART_TX_test_1)            0.00       0.68 r
  DUT_UART/U0_UART_TX/DUT_fsm/test_si (TX_FSM_test_1)     0.00       0.68 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: DUT_RST_SYNC_1/sync_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_RST_SYNC_1/sync_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_1/sync_reg_reg_0_/CK (SDFFRQX2M)           0.00       0.00 r
  DUT_RST_SYNC_1/sync_reg_reg_0_/Q (SDFFRQX2M)            0.66       0.66 r
  DUT_RST_SYNC_1/sync_reg_reg_1_/SI (SDFFRQX1M)           0.00       0.66 r
  data arrival time                                                  0.66

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_1/sync_reg_reg_1_/CK (SDFFRQX1M)           0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_1_/Q (SDFFRQX2M)
                                                          0.72       0.72 f
  DUT_FIFO/DUT_fifo_wr/Wptr[1] (FIFO_WR_test_1)           0.00       0.72 f
  DUT_FIFO/DUT_W2R/ASYNC_IN[1] (DF_SYNC_test_1)           0.00       0.72 f
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_/D (SDFFRQX1M)       0.00       0.72 f
  data arrival time                                                  0.72

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.30      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: DUT_RST_SYNC_2/sync_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_RST_SYNC_2/sync_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_2/sync_reg_reg_0_/CK (SDFFRQX1M)           0.00       0.00 r
  DUT_RST_SYNC_2/sync_reg_reg_0_/Q (SDFFRQX1M)            0.74       0.74 f
  DUT_RST_SYNC_2/sync_reg_reg_1_/D (SDFFRQX1M)            0.00       0.74 f
  data arrival time                                                  0.74

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_2/sync_reg_reg_1_/CK (SDFFRQX1M)           0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_/Q (SDFFRQX1M)       0.74       0.74 f
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__1_/D (SDFFRQX1M)       0.00       0.74 f
  data arrival time                                                  0.74

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_/Q (SDFFRQX1M)       0.74       0.74 f
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__1_/D (SDFFRQX1M)       0.00       0.74 f
  data arrival time                                                  0.74

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_/Q (SDFFRQX1M)       0.74       0.74 f
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__1_/D (SDFFRQX1M)       0.00       0.74 f
  data arrival time                                                  0.74

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_/Q (SDFFRQX1M)       0.74       0.74 f
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__1_/D (SDFFRQX1M)       0.00       0.74 f
  data arrival time                                                  0.74

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__0_/Q (SDFFRQX1M)       0.74       0.74 f
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__1_/D (SDFFRQX1M)       0.00       0.74 f
  data arrival time                                                  0.74

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__0_/Q (SDFFRQX1M)       0.74       0.74 f
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__1_/D (SDFFRQX1M)       0.00       0.74 f
  data arrival time                                                  0.74

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__0_/Q (SDFFRQX1M)       0.74       0.74 f
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__1_/D (SDFFRQX1M)       0.00       0.74 f
  data arrival time                                                  0.74

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__0_/Q (SDFFRQX1M)       0.74       0.74 f
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__1_/D (SDFFRQX1M)       0.00       0.74 f
  data arrival time                                                  0.74

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: DUT_DATA_SYNC/pulse_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/pulse_reg/CK (SDFFRQX1M)                  0.00       0.00 r
  DUT_DATA_SYNC/pulse_reg/Q (SDFFRQX1M)                   0.75       0.75 f
  DUT_DATA_SYNC/enable_pulse_reg/D (SDFFRQX2M)            0.00       0.75 f
  data arrival time                                                  0.75

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/enable_pulse_reg/CK (SDFFRQX2M)           0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_2_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_2_/Q (SDFFRQX1M)
                                                          0.75       0.75 f
  DUT_FIFO/DUT_fifo_wr/Wptr[2] (FIFO_WR_test_1)           0.00       0.75 f
  DUT_FIFO/DUT_W2R/ASYNC_IN[2] (DF_SYNC_test_1)           0.00       0.75 f
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_/D (SDFFRQX1M)       0.00       0.75 f
  data arrival time                                                  0.75

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: DUT_CLKDIV_TX/div_clk_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_CLKDIV_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/div_clk_reg/CK (SDFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/div_clk_reg/Q (SDFFRQX2M)                 0.84       0.84 r
  DUT_CLKDIV_TX/odd_edge_tog_reg/SI (SDFFSQX2M)           0.00       0.84 r
  data arrival time                                                  0.84

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/odd_edge_tog_reg/CK (SDFFSQX2M)           0.00       0.00 r
  library hold time                                      -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: DUT_CLKDIV_TX/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/odd_edge_tog_reg/CK (SDFFSQX2M)           0.00       0.00 r
  DUT_CLKDIV_TX/odd_edge_tog_reg/Q (SDFFSQX2M)            0.73       0.73 f
  DUT_CLKDIV_TX/test_so (CLKDiv_test_1)                   0.00       0.73 f
  DUT_DATA_SYNC/test_si (DATA_SYNC_test_1)                0.00       0.73 f
  DUT_DATA_SYNC/enable_pulse_reg/SI (SDFFRQX2M)           0.00       0.73 f
  data arrival time                                                  0.73

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/enable_pulse_reg/CK (SDFFRQX2M)           0.00       0.00 r
  library hold time                                      -0.37      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: DUT_RST_SYNC_2/sync_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_RST_SYNC_2/sync_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_2/sync_reg_reg_0_/CK (SDFFRQX1M)           0.00       0.00 r
  DUT_RST_SYNC_2/sync_reg_reg_0_/Q (SDFFRQX1M)            0.83       0.83 r
  DUT_RST_SYNC_2/sync_reg_reg_1_/SI (SDFFRQX1M)           0.00       0.83 r
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_2/sync_reg_reg_1_/CK (SDFFRQX1M)           0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_/Q (SDFFRQX1M)       0.83       0.83 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__1_/SI (SDFFRQX1M)      0.00       0.83 r
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_/Q (SDFFRQX1M)       0.83       0.83 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__1_/SI (SDFFRQX1M)      0.00       0.83 r
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_/Q (SDFFRQX1M)       0.83       0.83 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__1_/SI (SDFFRQX1M)      0.00       0.83 r
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_/Q (SDFFRQX1M)       0.83       0.83 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__1_/SI (SDFFRQX1M)      0.00       0.83 r
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__0_/Q (SDFFRQX1M)       0.83       0.83 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__1_/SI (SDFFRQX1M)      0.00       0.83 r
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__0_/Q (SDFFRQX1M)       0.83       0.83 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__1_/SI (SDFFRQX1M)      0.00       0.83 r
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__0_/Q (SDFFRQX1M)       0.83       0.83 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__1_/SI (SDFFRQX1M)      0.00       0.83 r
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__0_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__0_/Q (SDFFRQX1M)       0.83       0.83 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__1_/SI (SDFFRQX1M)      0.00       0.83 r
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__1_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_RST_SYNC_2/sync_reg_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_SYS_CTRL/Current_State_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_2/sync_reg_reg_1_/CK (SDFFRQX1M)           0.00       0.00 r
  DUT_RST_SYNC_2/sync_reg_reg_1_/Q (SDFFRQX1M)            0.85       0.85 r
  DUT_RST_SYNC_2/SYNC_RST (RST_SYNC_test_1)               0.00       0.85 r
  DUT_SYS_CTRL/test_si (SYS_CTRL_test_1)                  0.00       0.85 r
  DUT_SYS_CTRL/Current_State_reg_0_/SI (SDFFRQX4M)        0.00       0.85 r
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg_0_/CK (SDFFRQX4M)        0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_3_/Q (SDFFRQX2M)
                                                          0.79       0.79 f
  DUT_FIFO/DUT_fifo_wr/Wptr[3] (FIFO_WR_test_1)           0.00       0.79 f
  DUT_FIFO/DUT_W2R/ASYNC_IN[3] (DF_SYNC_test_1)           0.00       0.79 f
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_/D (SDFFRQX1M)       0.00       0.79 f
  data arrival time                                                  0.79

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_0_/Q (SDFFRQX2M)
                                                          0.79       0.79 f
  DUT_FIFO/DUT_fifo_wr/Wptr[0] (FIFO_WR_test_1)           0.00       0.79 f
  DUT_FIFO/DUT_W2R/ASYNC_IN[0] (DF_SYNC_test_1)           0.00       0.79 f
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_/D (SDFFRQX1M)       0.00       0.79 f
  data arrival time                                                  0.79

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: DUT_DATA_SYNC/sync_reg_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_reg_reg_1_/CK (SDFFRQX1M)            0.00       0.00 r
  DUT_DATA_SYNC/sync_reg_reg_1_/Q (SDFFRQX1M)             0.84       0.84 r
  DUT_DATA_SYNC/test_so (DATA_SYNC_test_1)                0.00       0.84 r
  DUT_FIFO/test_si1 (ASYNC_FIFO_test_1)                   0.00       0.84 r
  DUT_FIFO/DUT_R2W/test_si (DF_SYNC_test_0)               0.00       0.84 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__0_/SI (SDFFRQX1M)      0.00       0.84 r
  data arrival time                                                  0.84

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_wr/Waddr_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/raddr_reg_3_/CK (SDFFSRX2M)        0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/raddr_reg_3_/QN (SDFFSRX2M)        0.86       0.86 r
  DUT_FIFO/DUT_fifo_rd/test_so (FIFO_RD_test_1)           0.00       0.86 r
  DUT_FIFO/DUT_fifo_wr/test_si (FIFO_WR_test_1)           0.00       0.86 r
  DUT_FIFO/DUT_fifo_wr/Waddr_reg_0_/SI (SDFFRQX2M)        0.00       0.86 r
  data arrival time                                                  0.86

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_wr/Waddr_reg_0_/CK (SDFFRQX2M)        0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: DUT_DATA_SYNC/sync_bus_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_2_/CK (SDFFRQX4M)            0.00       0.00 r
  DUT_DATA_SYNC/sync_bus_reg_2_/Q (SDFFRQX4M)             0.86       0.86 r
  DUT_DATA_SYNC/sync_bus_reg_3_/SI (SDFFRQX2M)            0.00       0.86 r
  data arrival time                                                  0.86

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_3_/CK (SDFFRQX2M)            0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_2__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__1_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__1_/Q (SDFFRQX1M)       0.85       0.85 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__0_/SI (SDFFRQX1M)      0.00       0.85 r
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_DATA_SYNC/sync_bus_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_4_/CK (SDFFRQX4M)            0.00       0.00 r
  DUT_DATA_SYNC/sync_bus_reg_4_/Q (SDFFRQX4M)             0.87       0.87 r
  DUT_DATA_SYNC/sync_bus_reg_5_/SI (SDFFRQX2M)            0.00       0.87 r
  data arrival time                                                  0.87

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_5_/CK (SDFFRQX2M)            0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_RST_SYNC_1/sync_reg_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_RST_SYNC_2/sync_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_1/sync_reg_reg_1_/CK (SDFFRQX1M)           0.00       0.00 r
  DUT_RST_SYNC_1/sync_reg_reg_1_/Q (SDFFRQX1M)            0.85       0.85 r
  DUT_RST_SYNC_1/SYNC_RST (RST_SYNC_test_0)               0.00       0.85 r
  DUT_RST_SYNC_2/test_si (RST_SYNC_test_1)                0.00       0.85 r
  DUT_RST_SYNC_2/sync_reg_reg_0_/SI (SDFFRQX1M)           0.00       0.85 r
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_RST_SYNC_2/sync_reg_reg_0_/CK (SDFFRQX1M)           0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_PULSE_GEN/pls_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_PULSE_GEN/pls_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  DUT_PULSE_GEN/pls_flop_reg/Q (SDFFRQX1M)                0.85       0.85 r
  DUT_PULSE_GEN/rcv_flop_reg/SI (SDFFRQX1M)               0.00       0.85 r
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_PULSE_GEN/rcv_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_1__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__1_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__1_/Q (SDFFRQX1M)       0.85       0.85 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_/SI (SDFFRQX1M)      0.00       0.85 r
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_2__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__1_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_2__1_/Q (SDFFRQX1M)       0.85       0.85 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_/SI (SDFFRQX1M)      0.00       0.85 r
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_0__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__1_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__1_/Q (SDFFRQX1M)       0.85       0.85 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_/SI (SDFFRQX1M)      0.00       0.85 r
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_1__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_0__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__1_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_0__1_/Q (SDFFRQX1M)       0.85       0.85 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__0_/SI (SDFFRQX1M)      0.00       0.85 r
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_1__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__1_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_1__1_/Q (SDFFRQX1M)       0.85       0.85 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__0_/SI (SDFFRQX1M)      0.00       0.85 r
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_2__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__1_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_3__1_/Q (SDFFRQX1M)       0.85       0.85 r
  DUT_FIFO/DUT_W2R/SYNC_OUT[3] (DF_SYNC_test_1)           0.00       0.85 r
  DUT_FIFO/DUT_fifo_mem/test_si1 (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.85 r
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg_0__0_/SI (SDFFRQX1M)
                                                          0.00       0.85 r
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_mem/FIFO_MEM_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: DUT_FIFO/DUT_R2W/sync_reg_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__1_/CK (SDFFRQX1M)      0.00       0.00 r
  DUT_FIFO/DUT_R2W/sync_reg_reg_3__1_/Q (SDFFRQX1M)       0.86       0.86 r
  DUT_FIFO/DUT_R2W/SYNC_OUT[3] (DF_SYNC_test_0)           0.00       0.86 r
  DUT_FIFO/DUT_W2R/test_si (DF_SYNC_test_1)               0.00       0.86 r
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_/SI (SDFFRQX1M)      0.00       0.86 r
  data arrival time                                                  0.86

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg_0__0_/CK (SDFFRQX1M)      0.00       0.00 r
  library hold time                                      -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_REGFILE/regArr_reg_3__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_4__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_3__7_/CK (SDFFRQX4M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_3__7_/Q (SDFFRQX4M)              0.77       0.77 f
  DUT_REGFILE/regArr_reg_4__0_/SI (SDFFRQX1M)             0.00       0.77 f
  data arrival time                                                  0.77

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_4__0_/CK (SDFFRQX1M)             0.00       0.00 r
  library hold time                                      -0.37      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_0_/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_0_/Q (SDFFRQX4M)
                                                          0.78       0.78 f
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_1_/SI (SDFFRQX4M)
                                                          0.00       0.78 f
  data arrival time                                                  0.78

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_1_/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  library hold time                                      -0.36      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg_2_/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg_2_/Q (SDFFRQX4M)
                                                          0.88       0.88 r
  DUT_UART/U0_UART_TX/DUT_fsm/test_so (TX_FSM_test_1)     0.00       0.88 r
  DUT_UART/U0_UART_TX/DUT_par/test_si (Parity_Calc_test_1)
                                                          0.00       0.88 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.88 r
  data arrival time                                                  0.88

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_0_/Q (SDFFRQX2M)
                                                          0.79       0.79 f
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_1_/SI (SDFFRQX2M)
                                                          0.00       0.79 f
  data arrival time                                                  0.79

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_REGFILE/regArr_reg_3__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_3__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_3__3_/CK (SDFFRQX4M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_3__3_/Q (SDFFRQX4M)              0.81       0.81 f
  DUT_REGFILE/regArr_reg_3__4_/SI (SDFFRQX4M)             0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_3__4_/CK (SDFFRQX4M)             0.00       0.00 r
  library hold time                                      -0.37      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/Q (SDFFRQX2M)
                                                          0.79       0.79 f
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/SI (SDFFRQX2M)
                                                          0.00       0.79 f
  data arrival time                                                  0.79

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_wr/gray_wr_ptr_reg_3_/Q (SDFFRQX2M)
                                                          0.79       0.79 f
  DUT_FIFO/DUT_fifo_wr/Wptr[3] (FIFO_WR_test_1)           0.00       0.79 f
  DUT_FIFO/test_so2 (ASYNC_FIFO_test_1)                   0.00       0.79 f
  DUT_PULSE_GEN/test_si (PULSE_GEN_test_1)                0.00       0.79 f
  DUT_PULSE_GEN/pls_flop_reg/SI (SDFFRQX1M)               0.00       0.79 f
  data arrival time                                                  0.79

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_PULSE_GEN/pls_flop_reg/CK (SDFFRQX1M)               0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_REGFILE/regArr_reg_3__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_3__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_3__6_/CK (SDFFRQX4M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_3__6_/Q (SDFFRQX4M)              0.81       0.81 f
  DUT_REGFILE/regArr_reg_3__7_/SI (SDFFRQX4M)             0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_3__7_/CK (SDFFRQX4M)             0.00       0.00 r
  library hold time                                      -0.37      -0.37
  data required time                                                -0.37
  --------------------------------------------------------------------------
  data required time                                                -0.37
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_REGFILE/regArr_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_2__0_/CK (SDFFSQX4M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_2__0_/Q (SDFFSQX4M)              0.80       0.80 f
  DUT_REGFILE/regArr_reg_2__1_/SI (SDFFRQX2M)             0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_2__1_/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.38      -0.38
  data required time                                                -0.38
  --------------------------------------------------------------------------
  data required time                                                -0.38
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: DUT_REGFILE/regArr_reg_0__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__6_/CK (SDFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_0__6_/Q (SDFFRQX2M)              0.80       0.80 f
  DUT_REGFILE/regArr_reg_0__7_/SI (SDFFRQX2M)             0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__7_/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_REGFILE/regArr_reg_0__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__3_/CK (SDFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_0__3_/Q (SDFFRQX2M)              0.80       0.80 f
  DUT_REGFILE/regArr_reg_0__4_/SI (SDFFRQX2M)             0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__4_/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_REGFILE/regArr_reg_0__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__2_/CK (SDFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_0__2_/Q (SDFFRQX2M)              0.80       0.80 f
  DUT_REGFILE/regArr_reg_0__3_/SI (SDFFRQX2M)             0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__3_/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_REGFILE/regArr_reg_0__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__1_/CK (SDFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_0__1_/Q (SDFFRQX2M)              0.80       0.80 f
  DUT_REGFILE/regArr_reg_0__2_/SI (SDFFRQX2M)             0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__2_/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_REGFILE/regArr_reg_0__5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__5_/CK (SDFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_0__5_/Q (SDFFRQX2M)              0.80       0.80 f
  DUT_REGFILE/regArr_reg_0__6_/SI (SDFFRQX2M)             0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__6_/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_3_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_4_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_REGFILE/regArr_reg_1__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_1__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_1__6_/CK (SDFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_1__6_/Q (SDFFRQX2M)              0.79       0.79 f
  DUT_REGFILE/regArr_reg_1__7_/SI (SDFFRQX1M)             0.00       0.79 f
  data arrival time                                                  0.79

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_1__7_/CK (SDFFRQX1M)             0.00       0.00 r
  library hold time                                      -0.40      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_1_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_5_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_6_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_DATA_SYNC/sync_bus_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_3_/CK (SDFFRQX2M)            0.00       0.00 r
  DUT_DATA_SYNC/sync_bus_reg_3_/Q (SDFFRQX2M)             0.80       0.80 f
  DUT_DATA_SYNC/sync_bus_reg_4_/SI (SDFFRQX4M)            0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_4_/CK (SDFFRQX4M)            0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_DATA_SYNC/sync_bus_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_7_/CK (SDFFRQX2M)            0.00       0.00 r
  DUT_DATA_SYNC/sync_bus_reg_7_/Q (SDFFRQX2M)             0.79       0.79 f
  DUT_DATA_SYNC/sync_reg_reg_0_/SI (SDFFRQX1M)            0.00       0.79 f
  data arrival time                                                  0.79

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_reg_reg_0_/CK (SDFFRQX1M)            0.00       0.00 r
  library hold time                                      -0.40      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_4_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_5_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_0_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_1_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_REGFILE/regArr_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__0_/CK (SDFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_0__0_/Q (SDFFRQX2M)              0.80       0.80 f
  DUT_REGFILE/regArr_reg_0__1_/SI (SDFFRQX2M)             0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__1_/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_REGFILE/regArr_reg_0__4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_0__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__4_/CK (SDFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_0__4_/Q (SDFFRQX2M)              0.80       0.80 f
  DUT_REGFILE/regArr_reg_0__5_/SI (SDFFRQX2M)             0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__5_/CK (SDFFRQX2M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_REGFILE/regArr_reg_0__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_0__7_/CK (SDFFRQX2M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_0__7_/Q (SDFFRQX2M)              0.80       0.80 f
  DUT_REGFILE/regArr_reg_1__0_/SI (SDFFRQX1M)             0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_1__0_/CK (SDFFRQX1M)             0.00       0.00 r
  library hold time                                      -0.40      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_7_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_deser/i_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/i_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_3_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_4_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_DATA_SYNC/sync_bus_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_5_/CK (SDFFRQX2M)            0.00       0.00 r
  DUT_DATA_SYNC/sync_bus_reg_5_/Q (SDFFRQX2M)             0.80       0.80 f
  DUT_DATA_SYNC/sync_bus_reg_6_/SI (SDFFRQX2M)            0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_6_/CK (SDFFRQX2M)            0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_2_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_3_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_6_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_7_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_1_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_3_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_4_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_2_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_3_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_7_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_7_/Q (SDFFRQX2M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/Q (SDFFRQX4M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err (stp_check_test_1)
                                                          0.00       0.81 f
  DUT_UART/U0_UART_RX/DUT_strt_chk/test_si (strt_check_test_1)
                                                          0.00       0.81 f
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.38      -0.38
  data required time                                                -0.38
  --------------------------------------------------------------------------
  data required time                                                -0.38
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_DATA_SYNC/sync_bus_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_DATA_SYNC/sync_bus_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_0_/CK (SDFFRQX2M)            0.00       0.00 r
  DUT_DATA_SYNC/sync_bus_reg_0_/Q (SDFFRQX2M)             0.80       0.80 f
  DUT_DATA_SYNC/sync_bus_reg_1_/SI (SDFFRQX2M)            0.00       0.80 f
  data arrival time                                                  0.80

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_DATA_SYNC/sync_bus_reg_1_/CK (SDFFRQX2M)            0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_6_/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_7_/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_6_/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_7_/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_5_/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_6_/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.40      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_5_/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_6_/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.40      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_4_/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_5_/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.40      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_deser/i_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_deser/i_reg_2_/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_RX/DUT_deser/test_so (deserializer_test_1)
                                                          0.00       0.81 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/test_si (edge_bit_counter_test_1)
                                                          0.00       0.81 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.40      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_4_/Q (SDFFRQX2M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_5_/SI (SDFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.40      -0.40
  data required time                                                -0.40
  --------------------------------------------------------------------------
  data required time                                                -0.40
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_REGFILE/regArr_reg_3__4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_3__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_3__4_/CK (SDFFRQX4M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_3__4_/Q (SDFFRQX4M)              0.96       0.96 r
  DUT_REGFILE/regArr_reg_3__5_/SI (SDFFSQX4M)             0.00       0.96 r
  data arrival time                                                  0.96

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_3__5_/CK (SDFFSQX4M)             0.00       0.00 r
  library hold time                                      -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_2_/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_2_/Q (SDFFRQX4M)
                                                          0.83       0.83 f
  DUT_UART/U0_UART_RX/DUT_fsm/test_so (RX_FSM_test_1)     0.00       0.83 f
  DUT_UART/U0_UART_RX/DUT_par_chk/test_si (parity_check_test_1)
                                                          0.00       0.83 f
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/SI (SDFFRQX4M)
                                                          0.00       0.83 f
  data arrival time                                                  0.83

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  library hold time                                      -0.38      -0.38
  data required time                                                -0.38
  --------------------------------------------------------------------------
  data required time                                                -0.38
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: DUT_SYS_CTRL/Current_State_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_SYS_CTRL/Current_State_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg_2_/CK (SDFFRQX4M)        0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg_2_/Q (SDFFRQX4M)         0.84       0.84 f
  DUT_SYS_CTRL/Current_State_reg_3_/SI (SDFFRQX2M)        0.00       0.84 f
  data arrival time                                                  0.84

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg_3_/CK (SDFFRQX2M)        0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: DUT_REGFILE/regArr_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_REGFILE/regArr_reg_3__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_3__1_/CK (SDFFRQX4M)             0.00       0.00 r
  DUT_REGFILE/regArr_reg_3__1_/Q (SDFFRQX4M)              0.85       0.85 f
  DUT_REGFILE/regArr_reg_3__2_/SI (SDFFRQX4M)             0.00       0.85 f
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg_3__2_/CK (SDFFRQX4M)             0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: DUT_SYS_CTRL/Temp_Address_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Temp_Address_reg_3_/CK (SDFFRQX2M)         0.00       0.00 r
  DUT_SYS_CTRL/Temp_Address_reg_3_/Q (SDFFRQX2M)          0.52       0.52 r
  DUT_SYS_CTRL/U89/Y (INVX2M)                             0.36       0.88 f
  DUT_SYS_CTRL/test_so (SYS_CTRL_test_1)                  0.00       0.88 f
  DUT_UART/test_si (UART_test_1)                          0.00       0.88 f
  DUT_UART/U0_UART_RX/test_si (UART_RX_test_1)            0.00       0.88 f
  DUT_UART/U0_UART_RX/DUT_data_samp/test_si (data_sampling_test_1)
                                                          0.00       0.88 f
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/SI (SDFFRQX2M)
                                                          0.00       0.88 f
  data arrival time                                                  0.88

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  library hold time                                      -0.36      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: DUT_SYS_CTRL/Temp_Address_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_SYS_CTRL/Temp_Address_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Temp_Address_reg_2_/CK (SDFFRQX2M)         0.00       0.00 r
  DUT_SYS_CTRL/Temp_Address_reg_2_/Q (SDFFRQX2M)          0.52       0.52 r
  DUT_SYS_CTRL/U88/Y (INVX2M)                             0.36       0.88 f
  DUT_SYS_CTRL/Temp_Address_reg_3_/SI (SDFFRQX2M)         0.00       0.88 f
  data arrival time                                                  0.88

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Temp_Address_reg_3_/CK (SDFFRQX2M)         0.00       0.00 r
  library hold time                                      -0.36      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: DUT_SYS_CTRL/Temp_Address_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_SYS_CTRL/Temp_Address_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Temp_Address_reg_1_/CK (SDFFRQX2M)         0.00       0.00 r
  DUT_SYS_CTRL/Temp_Address_reg_1_/Q (SDFFRQX2M)          0.52       0.52 r
  DUT_SYS_CTRL/U127/Y (INVX2M)                            0.36       0.88 f
  DUT_SYS_CTRL/Temp_Address_reg_2_/SI (SDFFRQX2M)         0.00       0.88 f
  data arrival time                                                  0.88

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Temp_Address_reg_2_/CK (SDFFRQX2M)         0.00       0.00 r
  library hold time                                      -0.36      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: DUT_SYS_CTRL/Temp_Address_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_SYS_CTRL/Temp_Address_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Temp_Address_reg_0_/CK (SDFFRQX2M)         0.00       0.00 r
  DUT_SYS_CTRL/Temp_Address_reg_0_/Q (SDFFRQX2M)          0.52       0.52 r
  DUT_SYS_CTRL/U128/Y (INVX2M)                            0.36       0.88 f
  DUT_SYS_CTRL/Temp_Address_reg_1_/SI (SDFFRQX2M)         0.00       0.88 f
  data arrival time                                                  0.88

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Temp_Address_reg_1_/CK (SDFFRQX2M)         0.00       0.00 r
  library hold time                                      -0.36      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_5_/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_5_/Q (SDFFRQX4M)
                                                          0.85       0.85 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[5] (edge_bit_counter_test_1)
                                                          0.00       0.85 f
  DUT_UART/U0_UART_RX/DUT_fsm/edge_cnt[5] (RX_FSM_test_1)
                                                          0.00       0.85 f
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_0_/SI (SDFFRQX4M)
                                                          0.00       0.85 f
  data arrival time                                                  0.85

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg_0_/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/Q (SDFFRQX4M)
                                                          0.86       0.86 f
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err (parity_check_test_1)
                                                          0.00       0.86 f
  DUT_UART/U0_UART_RX/DUT_stp_chk/test_si (stp_check_test_1)
                                                          0.00       0.86 f
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/SI (SDFFRQX4M)
                                                          0.00       0.86 f
  data arrival time                                                  0.86

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_3_/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_3_/Q (SDFFRQX4M)
                                                          0.86       0.86 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_4_/SI (SDFFRQX4M)
                                                          0.00       0.86 f
  data arrival time                                                  0.86

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg_4_/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  library hold time                                      -0.39      -0.39
  data required time                                                -0.39
  --------------------------------------------------------------------------
  data required time                                                -0.39
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


1
