// Seed: 1138866700
module module_0 (
    input uwire id_0
);
  uwire [  1 'b0 : 1] id_2 = id_2;
  logic [-1 : -1 'b0] id_3;
  parameter id_4 = 1;
  assign module_2.id_2 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wire id_2,
    input wor id_3
);
  assign id_1 = -1'b0;
  wire id_5;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    output supply1 id_3
);
  wire id_5;
  module_0 modCall_1 (id_0);
endmodule
