$date
	Wed Feb 16 10:17:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module greater_than_tb $end
$var wire 1 ! F $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$scope module unit_test $end
$var wire 2 $ A [1:0] $end
$var wire 2 % B [1:0] $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
0!
$end
#20
b1 #
b1 %
#40
b10 #
b10 %
#60
b11 #
b11 %
#80
1!
b1 "
b1 $
b0 #
b0 %
#100
0!
b1 #
b1 %
#120
0!
b10 #
b10 %
#140
b11 #
b11 %
#160
1!
b10 "
b10 $
b0 #
b0 %
#180
b1 #
b1 %
#200
0!
b10 #
b10 %
#220
b11 #
b11 %
#240
1!
b11 "
b11 $
b0 #
b0 %
#260
b1 #
b1 %
#280
b10 #
b10 %
#300
0!
b11 #
b11 %
#320
