// Seed: 174677745
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wire id_6,
    input uwire id_7,
    output wor id_8#(
        .id_15(1),
        .id_16(1'b0),
        .id_17((1)),
        .id_18(1),
        .id_19(1),
        .id_20("")
    ),
    input wor id_9,
    input uwire id_10,
    output uwire id_11,
    input tri id_12,
    output wand id_13
);
  always id_11 = (id_3);
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output tri id_2,
    output tri id_3,
    output wand id_4,
    input tri0 id_5,
    input supply1 void id_6,
    output tri0 id_7,
    input wand id_8,
    output tri1 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri id_12
);
  assign id_26 = 1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_12,
      id_5,
      id_8,
      id_6,
      id_5,
      id_4,
      id_6,
      id_10,
      id_3,
      id_1,
      id_2
  );
endmodule
