static void nbio_v7_2_ih_control ( struct amdgpu_device * adev ) { u32 interrupt_cntl ; WREG32_SOC15 ( NBIO , 0 , regBIF_BX0_INTERRUPT_CNTL2 , adev -> dummy_page_addr >> 8 ) ; interrupt_cntl = RREG32_SOC15 ( NBIO , 0 , regBIF_BX0_INTERRUPT_CNTL ) ; interrupt_cntl = REG_SET_FIELD ( interrupt_cntl , BIF_BX0_INTERRUPT_CNTL , IH_DUMMY_RD_OVERRIDE , 0 ) ; WREG32_SOC15 ( NBIO , 0 , regBIF_BX0_INTERRUPT_CNTL , interrupt_cntl ) ; } 