==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 2 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.45 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.91 seconds; current allocated memory: 0.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 2 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.14 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.25ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.09 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1611] Setting target device to 'xcku5p-ffvb676-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcku5p-ffvb676-2-e 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 282.863 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:60:71)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file firmware/myproject.cpp
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.01 seconds. CPU system time: 0.65 seconds. Elapsed time: 5.79 seconds; current allocated memory: 288.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,113 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 353,507 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 119,129 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 119,002 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 118,444 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96,912 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79,174 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79,157 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79,967 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,481 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77,588 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77,493 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77,485 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 77,485 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78,102 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78,162 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/work1/.local/share/Trash/files/hls_cnn_2d_100s.11/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::compute_output_buffer_1d<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:363:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*) (.18)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[](unsigned long) const (.14)' into 'void nnet::kernel_shift_1d<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config4>(nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::value_type*) (.13)' (firmware/nnet_utils/nnet_conv_stream.h:181:37)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_1d<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config4>(nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::value_type*) (.13)' into 'void nnet::compute_output_buffer_1d<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.10)' (firmware/nnet_utils/nnet_conv_stream.h:357:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.1.12)' into 'void nnet::compute_output_buffer_1d<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.10)' (firmware/nnet_utils/nnet_conv_stream.h:376:2)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_output_buffer_1d<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u> const&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.10)' into 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.9)' (firmware/nnet_utils/nnet_conv2d_stream.h:33:17)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*) (.9)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.1)' into 'void nnet::data_prepare<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config7>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*) (.6)' (firmware/nnet_utils/nnet_dense_stream.h:39:39)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) (.5)' into 'void nnet::res_write<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.3)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config7>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*) (.6)' into 'void nnet::dense<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.3)' into 'void nnet::dense<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-291] Loop 'SigmoidPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:88:9)
INFO: [HLS 214-291] Loop 'DataPackPipeline' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_stream.h:37:13)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:166:5)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:169:9)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:179:5)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:374:9)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:303:9)
INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:213:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:5)
INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:197:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:199:13)
INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:241:5)
INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-186] Unrolling loop 'SigmoidPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:88:9) in function 'nnet::sigmoid<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation_stream.h:65:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackPipeline' (firmware/nnet_utils/nnet_dense_stream.h:37:13) in function 'nnet::dense<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 2380 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 2380 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:166:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 9 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:166:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:169:9) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:179:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:374:9) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 10 (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 200 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 200 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 40 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 40 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 9 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)' to 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)' by setting 'weights' to 'weights' (firmware/nnet_utils/nnet_dense_stream.h:17:2)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*)' to 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*)' by setting 'weights' to 'weights', 'biases' to 'biases' (firmware/nnet_utils/nnet_conv_stream.h:365:13)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' to 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' by setting 'weights' to 'weights', 'biases' to 'biases' (firmware/nnet_utils/nnet_conv_stream.h:294:13)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(config4_mult::accum_t)' into 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(config7::accum_t)' into 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::sigmoid<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>(hls::stream<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:65:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::sigmoid<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>(hls::stream<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:65:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj20EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EELj20EEENS1_IS5_Lj10EEE7config4EEvRKT_RN3hls6streamIT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:347:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj20EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'b7': Complete partitioning on dimension 1. (firmware/weights/b7.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:279:29)
INFO: [HLS 214-248] Applying array_partition to 'res_out.i.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:350:29)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)
INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/myproject.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to 'b4': Complete partitioning on dimension 1. (firmware/myproject.cpp:14:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'bram Interface', ignore it. (firmware/myproject.cpp:18:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 400-bits (firmware/myproject.cpp:41:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer3_out' with compact=bit mode in 400-bits (firmware/myproject.cpp:45:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 200-bits (firmware/myproject.cpp:49:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 200-bits (firmware/myproject.cpp:53:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 24-bits (firmware/myproject.cpp:58:27)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, config2::weight_t*, config2::bias_t*)::line_buffer' with compact=bit mode in 20-bits
INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config7::weight_t*, config7::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>(ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config4_mult::weight_t*, config4_mult::bias_t*) (.178.179)' to improve effectiveness of pipeline pragma in function 'void nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config4::weight_t*, config4::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:365:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 165.73 seconds. CPU system time: 1.42 seconds. Elapsed time: 168.73 seconds; current allocated memory: 358.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 358.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 16.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.35 seconds; current allocated memory: 425.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.09 seconds; current allocated memory: 491.035 MB.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.5119' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.8123' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.11127' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.14131' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.17135' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.20139' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.23143' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.26147' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.29151' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.32155' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.35159' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.38163' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.41167' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.44171' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.47175' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.50179' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.53183' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.56187' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.59191' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.569' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.873' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.1177' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.1481' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.1785' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.2089' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.2393' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.2697' automatically.
INFO: [XFORM 203-102] Partitioning array 'out_data.sroa.29101' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:6:1), detected/extracted 6 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>'
	 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>'
	 'nnet::dense<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config7>'
	 'nnet::sigmoid<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:101:1) in function 'nnet::sigmoid<nnet::array<ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, sigmoid_config8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, relu_config3>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>'... converting 21 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<24, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...2380 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...800 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_conv2d_stream.h:26:9)...2000 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 148.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 148.69 seconds; current allocated memory: 632.961 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'.
WARNING: [HLS 200-1449] Process conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<20,10,5,3,0>,10u>,config4> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dense<array<ap_fixed,10u>,array<ap_fixed<24,10,5,3,0>,1u>,config7> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 66.53 seconds. CPU system time: 0.13 seconds. Elapsed time: 66.84 seconds; current allocated memory: 948.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<20, 10, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>' to 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<20,10,5,3,0>,20u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,20u>,array<ap_fixed<20,10,5,3,0>,20u>,relu_config3>' to 'relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<20,10,5,3,0>,10u>,config4>' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<20,10,5,3,0>,10u>,relu_config5>' to 'relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<24,10,5,3,0>,1u>,config7>_Pipeline_DataPrepare' to 'dense_array_array_ap_fixed_24_10_5_3_0_1u_config7_Pipeline_DataPrepare'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>' to 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,10u>,array<ap_fixed<24,10,5,3,0>,1u>,config7>' to 'dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<array,array<ap_fixed<20,10,5,3,0>,1u>,sigmoid_config8>' to 'sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<20, 10, 5, 3, 0>, 1u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<20, 10, 5, 3, 0>, 1u>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.52 seconds. CPU system time: 0.09 seconds. Elapsed time: 24.67 seconds; current allocated memory: 954.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 954.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array 'w2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>': unable to pipeline.
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array 'w2'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' (function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w2' due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array 'w2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 180.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 181.06 seconds; current allocated memory: 993.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.01 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>': contains subfunction 'dense_latency<ap_fixed,ap_fixed<20,10,5,3,0>,config2_mult>' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ReadInputHeight_ReadInputWidth': contains subfunction 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,20u>,config2>' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputWidth'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array 'w4'.
WARNING: [HLS 200-885] The II Violation in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' (loop 'ReadInputWidth'): Unable to schedule 'load' operation 20 bit ('w') on array 'w4' due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array 'w4'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'ReadInputWidth': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 326.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 327.76 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 37.44 seconds. CPU system time: 0.2 seconds. Elapsed time: 37.74 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.570 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.570 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_24_10_5_3_0_1u_config7_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'DataPrepare'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.92 seconds; current allocated memory: 1.626 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array 'w7'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>': unable to pipeline.
INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 193). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 225). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 241). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array 'w7'.
WARNING: [HLS 200-885] The II Violation in module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' (function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>'): Unable to schedule 'load' operation 20 bit ('w') on array 'w7' due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array 'w7'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'dense_latency_wrapper<ap_fixed,ap_fixed<24,10,5,3,0>,config7>': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 608.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 609.9 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 69.24 seconds. CPU system time: 0.37 seconds. Elapsed time: 69.82 seconds; current allocated memory: 2.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.44 seconds. CPU system time: 0.1 seconds. Elapsed time: 15.6 seconds; current allocated memory: 2.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.79 seconds; current allocated memory: 2.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer7_out (from dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_U0 to sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.677 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s_void_conv_2d_bufferbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s_void_conv_2d_buffercud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s_void_conv_2d_bufferdEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_20_10_5_3_0_1u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s/w2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s/w2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s/w2_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s/w2_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_30_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_20_10_5_3_0_config2_mult_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.42 seconds; current allocated memory: 2.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s/w2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s/w2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s/w2_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s/w2_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_20u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.7 seconds; current allocated memory: 2.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s/w2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s/w2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s/w2_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s/w2_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_20_10_5_3_0_20u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi20ELi10EL9ap_q_mode5EL_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s/w4_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s/w4_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s/w4_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s/w4_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_30_1_1': 2000 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_10u_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.71 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.98 seconds; current allocated memory: 2.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.83 seconds. CPU system time: 0.33 seconds. Elapsed time: 6.19 seconds; current allocated memory: 3.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_24_10_5_3_0_1u_config7_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_array_array_ap_fixed_24_10_5_3_0_1u_config7_Pipeline_DataPrepare' pipeline 'DataPrepare' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'DataPrepare' in module 'dense_array_array_ap_fixed_24_10_5_3_0_1u_config7_Pipeline_DataPrepare', because the estimated Stream Port Number is 155, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_array_array_ap_fixed_24_10_5_3_0_1u_config7_Pipeline_DataPrepare' is 47600 from HDL expression: ((icmp_ln33_fu_31500_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_24_10_5_3_0_1u_config7_Pipeline_DataPrepare'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.43 seconds; current allocated memory: 3.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s/w7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s/w7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s/w7_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s/w7_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_30_1_1': 2380 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_fixed_ap_fixed_24_10_5_3_0_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.94 seconds. CPU system time: 0.26 seconds. Elapsed time: 12.25 seconds; current allocated memory: 3.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_s/w7_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_s/w7_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_s/w7_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_s/w7_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_10u_array_ap_fixed_24_10_5_3_0_1u_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.64 seconds. CPU system time: 0.51 seconds. Elapsed time: 9.19 seconds; current allocated memory: 3.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ROM_AUTO_1R' to 'sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ReOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_s_sigmoid_table_ReOg' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.97 seconds; current allocated memory: 3.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/w2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b2_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/w4' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b4_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b4_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b4_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b4_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/b4_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/w7' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3_U0' to 'start_for_relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5_U0' to 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5g8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w400_d247_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_U(myproject_fifo_w400_d247_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w200_d238_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w200_d238_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(myproject_fifo_w24_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3fYi_U(myproject_start_for_relu_array_ap_fixed_20u_array_ap_fixed_20_10_5_3_0_20u_relu_config3fYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5g8j_U(myproject_start_for_relu_array_ap_fixed_10u_array_ap_fixed_20_10_5_3_0_10u_relu_config5g8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_U0_U(myproject_start_for_sigmoid_array_array_ap_fixed_20_10_5_3_0_1u_sigmoid_config8_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.948 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 3.950 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.88 seconds. CPU system time: 0.09 seconds. Elapsed time: 9.01 seconds; current allocated memory: 4.000 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 233.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1740.17 seconds. CPU system time: 5.22 seconds. Elapsed time: 1751.67 seconds; current allocated memory: 3.723 GB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 1.0.0 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file myproject_prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 176.25 seconds. CPU system time: 1.37 seconds. Elapsed time: 187.94 seconds; current allocated memory: 28.008 MB.
