0.6
2018.3
Dec  7 2018
00:33:28
D:/homework_space/FPGA/CPU8bit/cpu/cpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim2_reg.v,1719119608,verilog,,,,sim2_reg,,,,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim4_memory.v,1719167281,verilog,,,,sim4_memory,,,,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim5_reg2alu.v,1719126312,verilog,,,,reg2alu,,,,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim6_seg_reg.v,1719130737,verilog,,,,seg_reg_file,,,,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_alu.v,1719122667,verilog,,,,sim_alu,,,,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_biu.v,1719171701,verilog,,,,sim_biu,,,,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v,1719304621,verilog,,,,sim_cpu,,,,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v,1719398253,verilog,,,,sim_decoder,,,../../../../cpu.srcs/sources_1/ip/vio_0_1/hdl,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/ALU.v,1719392463,verilog,,D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v,,ALU,,,../../../../cpu.srcs/sources_1/ip/vio_0_1/hdl,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/BIU.v,1719320105,verilog,,D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v,,IO;InstructionQueue;OneWay,,,../../../../cpu.srcs/sources_1/ip/vio_0_1/hdl,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/cpu_main.v,1719304901,verilog,,D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v,,CPU8bit,,,,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/decoder.v,1719398057,verilog,,D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v,,decoder,,,../../../../cpu.srcs/sources_1/ip/vio_0_1/hdl,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/memory.v,1719397209,verilog,,D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v,,RAM;ROM;Selector2to4,,,../../../../cpu.srcs/sources_1/ip/vio_0_1/hdl,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/register.v,1719387214,verilog,,D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_decoder.v,,Cache;RegFile,,,../../../../cpu.srcs/sources_1/ip/vio_0_1/hdl,,,,,
D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sources_1/new/top.v,1719304876,verilog,,D:/homework_space/FPGA/CPU8bit/cpu/cpu.srcs/sim_1/new/sim_cpu.v,,Top,,,,,,,,
