<html>
  
  <head>
    <title>Xia Zhao</title>
    <meta http-equiv="Content-Type" content="text/html; charset=ISO-8859-1">
    <link rel="stylesheet" href="style.css" type="text/css">
  </head>
  
  <body bgcolor="#FFFFFF" leftmargin="0" topmargin="10">
    <center>
      <table width="80%" border="0" bgcolor="#FFFFFF">
        <tr> 
        
          <td width="30%" align="center" valign="center"> <img src="/images/xia2.png" alt="Mountain View" style="width:478px;height:518px;"></td>
          <td align="left" valign="top"><h2>Xia Zhao&nbsp;&nbsp;&nbsp;&nbsp;</h2>
            <table width="100%" border="0">
		
              <tr>
          	<td colspan="2">Ph.D. Candidate</td>
	      </tr>
	      <tr>
          	<td colspan="2"><a href="https://www.elis.ugent.be/">Electronics and Information Systems department </a></td>
	      </tr>
	      <tr>
          	<td colspan="2"><a href="http://www.ugent.be/en">Ghent University</a></td><br />
	      </tr>
              <tr>
          	<td width="10%">Office:</td>
          	<td>Technologiepark 15</td>
              </tr>
              <tr>
          	<td width="10%">Email:</td>
          	<td><img src="/images/email_new.png"></img></td>
              </tr>
              <tr>
          <!--<td width="10%">Telephone(o):</td>-->
          	<!--<td>814-753-0785</td>-->
              </tr>
            </table>                                        
        </tr>                              
	<tr> 
	</tr>
	<tr>
	  <td colspan="2"><hr></td>
	</tr>

        <tr>
          <td width="100%" colspan="2">
	    I received my bachelor's degrees from <a href="http://cs.hust.edu.cn/index#">School of Computer Science &amp; Technology</a>, <a href="http://english.iec.hust.edu.cn/">Huazhong University of Science &amp; Technology</a>, in 2012 and
	    my master's degrees from <a href="http://english.nudt.edu.cn/special_eng.asp?classid=12">College of Computer</a>, <a href="http://english.nudt.edu.cn/">National University of Defense Technology</a>, in 2014. Now, I am a <span style="text-decoration:line-through;">first</span>, <span style="text-decoration:line-through;">second</span>, third year Ph.D. student
	    in <a href="https://www.elis.ugent.be/">Electronics and Information Systems Department</a>,
	    <a href="http://www.ugent.be/en">Ghent University</a>. I'm a member
	    of <a href="https://perflab.elis.ugent.be/leeckhou">System Performance Lab</a> in
	    ELIS. My advisor is
	    Professor <a href="http://users.elis.ugent.be/~leeckhou/"> Lieven
	      Eeckhout</a>.<p> 
		My research interests focus on computer architecture with an emphasis on GPGPUs system design, including Network-on-Chip, Warp Scheduling and Cache Design. Currently, I am working on how to effectively support multitasking in GPUs.<p>
	     My Curriculum Vitae is available <a href="/cv/CV.pdf">here</a>.<p>                               
        </tr>
	<tr>
	  <td colspan="2"><hr></td>
	</tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Education</h2>
            <table width="80%" border="0">
              <tr>
        	<td width="15%">2015 - present</td>
        	<td>PhD., Electronics and Information Systems department, Ghent University</td>
              </tr>
              <tr>
        	<td width="15%">2012-2014</td>
        	<td>M.S., College of Computer, National University of Defense Technology</td>
              </tr>
              <tr>
        	<td width="15%">2008-2012</td>
        	<td>B.S., School of Computer Science &amp; Technology, Huazhong University of Science &amp; Technology</td>
              </tr>        	
            </table>        	        	
          </td>
        </tr>
        <tr>
          <td colspan="2"><hr></td>
        </tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Teaching</h2>
            <ul>
	      <li>E034140 <a href="">Parallel Computing Systems</a>, Fall 2015, Teaching Assistant</li>        	
            </ul>
            
    	  </td>
        </tr>
        <tr>
          <td colspan="2"><hr></td>
        </tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Publications</h2>
	    
         <!--	<h3>Journal Publications</h3> 
		<ul>
	      <li> <b>Hsiang-Yun Cheng</b>, Mary Jane Irwin, Yuan Xie, 
        	<b>Adaptive Burst-Writes (ABW): Memory Requests Scheduling to
			Reduce Write-Induced Interference</b>. To appear in <em>Transactions on Design Automation of Electronic Systems (TODAES)
        	2015</em>.
              </li><p>
	      <li> <b>Hsiang-Yun Cheng</b>, Matt Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahumut Kandemir, Jack Sampson, Yuan Xie, 
        	<b><a href="http://doi.acm.org/10.1145/2756552">EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches
			in Chip Multiprocessors</a></b>. <em>ACM Transactions on Architecture and Code Optimization (TACO)</em>,
        	12(2):17:1-17:22, 2015.
              </li></ul><p> -->

<h3>Conference Publications</h3>   
	    <ul>
	      <li> <b>Xia Zhao</b>, Zhiying Wang, Lieven Eeckhout, 
        	<b>Classification-Driven Search for Effective SM Partitioning in GPU Multitasking</b>. In <em>32nd ACM International Conference on Supercomputing (ICS), </em>2018.
              </li><p>
	      <li> Yuxi Liu, <b>Xia Zhao</b>, Magnus Jahre, Zhenlin Wang, Xiaolin Wang, Yingwei Luo, Lieven Eeckhout, 
        	<b>Get Out of the Valley: Power-Efficient Address Mapping for GPUs</b>. In <em>45th International Symposium on Computer Architecture (ISCA), </em>2018.
              </li><p>
	      <li> Lu Wang, <b>Xia Zhao</b>, David Kaeli,  Zhiying Wang, Lieven Eeckhout, 
        	<b>Intra-Cluster Coalescing to Reduce GPU NoC Pressure</b>. In <em>32nd IEEE International Parallel & Distributed Processing Symposium (IPDPS), </em>2018.
              </li><p>
	      <li> Yuxi Liu, <b>Xia Zhao</b>, Zhibin Yu, Zhenlin Wang, Xiaolin Wang, Yingwei Luo, Lieven Eeckhout, 
        	<b>BACM: Barrier-Aware Cache Management for Irregular Memory-Intensive GPGPU Workloads</b>. In <em>35th IEEE International Conference on Computer Design (ICCD), </em>2017.
              </li><p>
	      <li> Yuxi Liu, <b>Xia Zhao</b>, Zhibin Yu, Zhenlin Wang, Xiaolin Wang, Yingwei Luo, Lieven Eeckhout, 
        	<b>BACM: Barrier-Aware Cache Management for Irregular Memory-Intensive GPGPU Workloads</b>. In <em>26th IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT), </em>2017 (Poster).
              </li><p>
	      <li> <b>Xia Zhao</b>, Sheng Ma, Yuxi Liu, Lieven Eeckhout, Zhiying Wang, 
        	<b>A Low-Cost Conflict-Free NoC for GPGPUs</b>. in <em>53rd Design Automation Conference (DAC), </em>2016 (Acceptance rate: 152/876=17%).
              </li><p>
              	<li> <b>Xia Zhao</b>, Sheng Ma, Chen Li, Lieven Eeckhout, Zhiying Wang, 
        	<b>A Heterogeneous Low-Cost and Low-Latency Ring-Chain Network for GPGPUs</b>. In <em>34th IEEE International Conference on Computer Design (ICCD), </em>2016 (Acceptance rate: 77/267=28%).
              	
              </li></ul><p>
                <h3>Journal Publications</h3>                <ul>
              <li> <b>Xia Zhao</b>, Yuxi Liu, Almutaz Adileh, Lieven Eeckhout, 
        	<b>LA-LLC: Inter-Core Locality-Aware Last-Level Cache To Exploit Many-to-Many Traffic in GPGPUs</b>. <em>IEEE Computer Architecture Letters (CAL), </em> (Acceptance Rate: 24%).
              </li><p>

<!--
	      <li> <b>Hsiang-Yun Cheng</b>, Matt Poremba, Narges Shahidi, Ivan Stalev, Mary Jane Irwin, Mahumut Kandemir, Jack Sampson, Yuan Xie, 
        	<b><a href="http://doi.acm.org/10.1145/2627369.2627661">EECache: Exploiting Design Choices in Energy-Efficient Last-Level Caches for Chip Multiprocessors</a></b>. In <em>Proceedings of the 2014 International Symposium on Low Power Electronics and Design (ISLPED)</em>,
        	pages 303-306, 2014.
              </li><p>
	      <li> <b>Hsiang-Yun Cheng</b>, Chung-Hsiang Lin, Jian Li, Chia-Lin Yang, 
        	<b><a href="http://dx.doi.org/10.1109/MICRO.2010.39">Memory Latency Reduction via Thread Throttling</a></b>. In <em>Proceedings of ACM/IEEE International Symposium on Microarchitecture (MICRO)</em>,
        	pages 53-64, 2010.
              </li></ul><p>
         	<h3>Workshop Papers and Presentations</h3>   
		<ul>
	      <li> <b>Hsiang-Yun Cheng</b>, 
        	<b>Cache and Memory Management Policies for Multi-Core Systems</b>. In <em>SIGDA Ph.D. Forum at DAC</em>,
        	2015.
              </li><p>
	      <li> <b>Hsiang-Yun Cheng</b>, Matt Poremba, Ivan Stalev, Yuan Xie, Jack Sampson, Mary Jane Irwin, 
        	<b><a href="http://nvmw.ucsd.edu/2015/speakerinfo/69">Energy-Efficient Inclusion Properties for STT-RAM Last-Level Caches</a></b>. In <em>Non-Volatile Memories Workshop (NVMW),
        	2015</em>.
              </li><p>
          <li> <b>Hsiang-Yun Cheng</b>, Jian Li, Chia-Lin Yang, 
        	<b><a href="http://doi.acm.org/10.1145/1739025.1739035">An Analytical Model to Exploit Memory Task Scheduling</a></b>. In <em>Proceedings of the 2010 Workshop on Interaction between Compilers and Computer Architecture (INTERACT-14), held in conjunction with ASPLOS</em>, pages 7:1-7:8, 2010.              </li>

	  </td>
        </tr>
        <tr>
	  <td colspan="2"><hr></td>
        </tr>
		<td width="100%" colspan="2">
		<h2>Experiences</h2>
		<ul>
			<li><p>Intern, Oak Ridge National Lab, 2014.06 - 2014.08</p>
			</li>
			<li><p>Intern, IBM Austin Research Lab, 2009.11 - 2010.06</p>
			</li>
		</ul>
		</td>
        <tr>
          <td colspan="2"><hr></td>
        </tr>
        <tr>
          <td width="100%" colspan="2">
            <h2>Courses</h2>
            <ul>
	      <li><p>CSE597D Topics in Computer Hardware Design</p>
	      </li>
	      <li><p>CSE565 Algorithm Design and Analysis</p>
	      </li>
	      <li><p>CSE521 Compiler Construction</p>
	      </li>
	      <li><p>CSE532 Multiprocessor Architecture</p>
	      </li>
	      <li><p>CMPEN411 VLSI Digital Circuits</p>
	      </li>
	      <li><p>CSE530 Fundamentals of Computer Architecture</p>
	      </li>
	      <li><p>CSE514   Comhputer Networks</p>
	      </li>
	      <li><p>CSE517   Performance Evaluation</p>
	      </li>
	      
	    </ul>
	    -->
          </td>
        </tr>
      </table>
    </center>

	<hr>
    <i>&nbsp;Last modified: April 05, 2018<i>
  </body>                                             
</html>




