library IEEE;
use ieee.std_logic_1164.all;


entity sumador is
	port( A,B: in std_logic_vector(3 downto 0);
			Uni : out std_logic_vector(3 downto 0;
			Dec : out std_logic_vector(3 downto 0) );
end sumador;


architecture arqSUM of sumador is
------------------------------------------------
	component fullAdd4bits is
	port (A , B : in std_logic_vector(3 downto 0);
			sum : out std_logic_vector(3 downto 0);
			Cout : out std_logic );
	end component;
------------------------------------------------
	component fulladd is 
	port( A : in std_logic;
			B : in std_logic;
			Cin : in std_logic;
			Sum : out std_logic;
			Cout : out std_logic	); 
	end component;
------------------------------------------------
	component halfadd is
	port( A : in std_logic;
			B : in std_logic; 
			sum : out std_logic;
			Cout : out std_logic );
	end component;
------------------------------------------------
	component bcd7seg is
	port(IA	: in  std_logic_vector(3 downto 0);
		  A	: out std_logic_vector(6 downto 0) );
	end component;
------------------------------------------------

begin
	
	K1 : fullAdd4bits port map( A(3), A(2), A(1), A(0), B(3), B(2), B(1), B(0) );







	
end arqSUM;