Program 0 /u/k/a/karu/courses/cs552/spring2016/handouts/testprograms/public/inst_tests/j_2.asm
-------------------------------------------------
Step: 1
Compiling /u/k/a/karu/courses/cs552/spring2016/handouts/testprograms/public/inst_tests/j_2.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Skipping memory2c.syn.v, seems like a file meant for synthesis
-------------------------------------------------
Step: 2
Compiling the following verilog files: PFA.v additionLogic.v alu.v alu_op.v clkrst.v dff.v extendImm.v fourBitCLA.v memory2c.v op_control.v pc_control.v proc.v proc_hier.v proc_hier_pbench.v readEnOp_Control.v reg16bit.v rf.v shifter.v simpleAlu.v sixteenBitCLA.v 
Top module: proc_hier_pbench
Compilation log in wsrun.log
Executing rm -rf __work dump.wlf dump.vcd diff.trace diff.ptrace archsim.trace archsim.ptrace verilogsim.trace verilogsim.ptrace
Executing vlib __work
** Error: (vlib-35) Failed to create directory "__work".
File exists. (errno = EEXIST)
Executing vlog +define+RANDSEED=3 -work __work PFA.v additionLogic.v alu.v alu_op.v clkrst.v dff.v extendImm.v fourBitCLA.v memory2c.v op_control.v pc_control.v proc.v proc_hier.v proc_hier_pbench.v readEnOp_Control.v reg16bit.v rf.v shifter.v simpleAlu.v sixteenBitCLA.v
QuestaSim vlog 10.4c Compiler 2015.07 Jul 19 2015
Start time: 19:30:54 on Apr 20,2017
vlog "+define+RANDSEED=3" -work __work PFA.v additionLogic.v alu.v alu_op.v clkrst.v dff.v extendImm.v fourBitCLA.v memory2c.v op_control.v pc_control.v proc.v proc_hier.v proc_hier_pbench.v readEnOp_Control.v reg16bit.v rf.v shifter.v simpleAlu.v sixteenBitCLA.v 
-- Compiling module PFA
-- Compiling module additionLogic
-- Compiling module alu
-- Compiling module alu_op
-- Compiling module clkrst
-- Compiling module dff
-- Compiling module extendImm
-- Compiling module fourBitCLA
-- Compiling module memory2c
-- Compiling module op_control
-- Compiling module pc_control
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_pbench
-- Compiling module readEnOp_Control
-- Compiling module reg16bit
-- Compiling module rf
-- Compiling module shifter
-- Compiling module simpleAlu
-- Compiling module sixteenBitCLA

Top level modules:
	proc_hier_pbench
End time: 19:30:54 on Apr 20,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
-------------------------------------------------
Step: 3
Running Verilog simulation...details in wsrun.log
Reading pref.tcl

# 10.4c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 19:30:55 on Apr 20,2017
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim
# //  Version 10.4c linux Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work.proc_hier_pbench(fast)
# Loading work.proc_hier(fast)
# Loading work.clkrst(fast)
# Loading work.proc(fast)
# Loading work.memory2c(fast)
# Loading work.pc_control(fast)
# Loading work.simpleAlu(fast)
# Loading work.additionLogic(fast)
# Loading work.sixteenBitCLA(fast)
# Loading work.fourBitCLA(fast)
# Loading work.PFA(fast)
# Loading work.readEnOp_Control(fast)
# Loading work.dff(fast)
# Loading work.op_control(fast)
# Loading work.rf(fast)
# Loading work.reg16bit(fast)
# Loading work.extendImm(fast)
# Loading work.alu_op(fast)
# Loading work.alu(fast)
# Loading work.shifter(fast)
# log -howmany -rec /* 
# 3334
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# Error
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 19:30:56 on Apr 20,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
-------------------------------------------------
Step: 4
Verilog simulation successful
See verilogsim.log and verilogsim.ptrace for output
Created a dump file dump.wlf.
To view waveforms, open with
vsim -view dataset=dump.wlf
-------------------------------------------------
Step: 5
Running arch simulator wiscalculator...
-------------------------------------------------
Step: 6
Comparing arch simulation trace against verilog simulation trace
SUCCESS. Simulations match for /u/k/a/karu/courses/cs552/spring2016/handouts/testprograms/public/inst_tests/j_2.asm.
-------------------------------------------------
Final log, saved in summary.log
/u/k/a/karu/courses/cs552/spring2016/handouts/testprograms/public/inst_tests/j_2.asm SUCCESS CPI:7.0 CYCLES:14 ICOUNT:2 IHITRATE: 0 DHITRATE: 0
Reading pref.tcl
