,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/riscv-mcu/e203_hbirdv2.git,2020-07-29 06:28:49+00:00,The Ultra-Low Power RISC-V Core,306,riscv-mcu/e203_hbirdv2,283417813,Verilog,e203_hbirdv2,66471,1078,2024-04-12 10:14:08+00:00,"['risc-v', 'riscv', 'fpga', 'hummingbird', 'nuclei', 'soc', 'e203', 'china', 'verilog', 'low-power', 'cpu', 'core']",https://api.github.com/licenses/apache-2.0
1,https://github.com/ultraembedded/core_ddr3_controller.git,2020-07-14 22:30:42+00:00,A DDR3 memory controller in Verilog for various FPGAs,76,ultraembedded/core_ddr3_controller,279706403,Verilog,core_ddr3_controller,238,289,2024-04-11 19:38:32+00:00,[],None
2,https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts.git,2020-07-28 18:19:42+00:00,OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/,257,The-OpenROAD-Project/OpenROAD-flow-scripts,283293425,Verilog,OpenROAD-flow-scripts,755968,252,2024-04-07 08:06:28+00:00,"['eda', 'rtl', 'tcl', 'def', 'gdsii', 'verilog', 'openroad', 'timing-analysis', 'lef', 'opendb-database']",
3,https://github.com/ljgibbslf/SM3_core.git,2020-07-29 01:54:42+00:00,,45,ljgibbslf/SM3_core,283371998,Verilog,SM3_core,2202,135,2024-03-23 07:43:12+00:00,[],None
4,https://github.com/SparcLab/OpenSERDES.git,2020-07-19 23:09:56+00:00,Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.,27,SparcLab/OpenSERDES,280966514,Verilog,OpenSERDES,39179,115,2024-03-21 17:13:13+00:00,"['digitalarchitecture', 'serdes', 'openlane', 'skywater', 'openpdk']",https://api.github.com/licenses/gpl-3.0
5,https://github.com/circuitgraph/circuitgraph.git,2020-07-12 17:26:35+00:00,Tools for working with circuits as graphs in python,13,circuitgraph/circuitgraph,279113859,Verilog,circuitgraph,11046,94,2024-04-04 13:47:28+00:00,"['python', 'boolean-circuits', 'satisfiability', 'netlist', 'graphs', 'eda']",https://api.github.com/licenses/mit
6,https://github.com/thedatabusdotio/fpga-ml-accelerator.git,2020-07-17 11:33:16+00:00,This repository hosts the code for an FPGA based accelerator for convolutional neural networks ,21,thedatabusdotio/fpga-ml-accelerator,280407843,Verilog,fpga-ml-accelerator,19,93,2024-04-11 10:23:48+00:00,"['fpga', 'hardware', 'digital-design', 'verilog-hdl', 'vhdl', 'asic', 'verification']",None
7,https://github.com/mattvenn/basic-ecp5-pcb.git,2020-07-16 16:55:41+00:00,Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs,22,mattvenn/basic-ecp5-pcb,280209235,Verilog,basic-ecp5-pcb,9297,85,2024-04-02 19:06:05+00:00,"['fpga', 'hardware', 'pcb']",https://api.github.com/licenses/cc0-1.0
8,https://github.com/cjhonlyone/NandFlashController.git,2020-07-15 08:57:15+00:00,AXI Interface Nand Flash Controller (Sync mode),32,cjhonlyone/NandFlashController,279817766,Verilog,NandFlashController,791,76,2024-04-09 01:52:45+00:00,[],https://api.github.com/licenses/gpl-3.0
9,https://github.com/arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2.git,2020-07-21 15:39:35+00:00,,8,arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2,281437983,Verilog,CNN-Accelerator-Implementation-based-on-Eyerissv2,4478,71,2024-04-01 09:04:28+00:00,[],None
10,https://github.com/Xilinx/XilinxUnisimLibrary.git,2020-06-25 21:56:30+00:00,Xilinx Unisim Library in Verilog,20,Xilinx/XilinxUnisimLibrary,275022713,Verilog,XilinxUnisimLibrary,1991,64,2024-02-02 08:07:44+00:00,[],https://api.github.com/licenses/apache-2.0
11,https://github.com/mattvenn/vga-clock.git,2020-07-10 07:44:51+00:00,Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.,11,mattvenn/vga-clock,278571718,Verilog,vga-clock,1548,52,2024-01-16 14:39:05+00:00,"['verilog', 'fpga', 'rtl', 'simulation']",None
12,https://github.com/Efinix-Inc/xyloni.git,2020-07-17 09:55:44+00:00,This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.,6,Efinix-Inc/xyloni,280389453,Verilog,xyloni,33910,38,2024-02-02 09:20:24+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/mcjtag/tcam.git,2020-07-20 16:30:23+00:00,TCAM (Ternary Content-Addressable Memory) in Verilog,7,mcjtag/tcam,281169890,Verilog,tcam,218,36,2024-03-28 08:26:23+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/habibagamal/SoC_Automation.git,2020-07-20 17:27:44+00:00,SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB. ,7,habibagamal/SoC_Automation,281182835,Verilog,SoC_Automation,3091,34,2024-03-22 16:55:04+00:00,[],https://api.github.com/licenses/gpl-2.0
15,https://github.com/cassuto/nano-cpu32k.git,2020-07-04 12:26:43+00:00,"Superscalar out-of-order RISC core (with Cache& MMU) and SoC, supporting GNU toolchain & Linux 4.20 kernel, having been verified on Xilinx Kintex-7 FPGA.",4,cassuto/nano-cpu32k,277105342,Verilog,nano-cpu32k,79855,33,2024-03-29 06:10:32+00:00,"['cpu', 'fpga', 'linux', 'gcc', 'verilog']",
16,https://github.com/DigitalDesignSchool/ce2020labs.git,2020-07-23 08:28:00+00:00,ChipEXPO 2020 Digital Design School Labs,19,DigitalDesignSchool/ce2020labs,281895416,Verilog,ce2020labs,92031,33,2023-08-27 00:36:45+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/omega-rg/Cache-Controller.git,2020-07-08 22:07:37+00:00,Two Level Cache Controller implementation in Verilog HDL,4,omega-rg/Cache-Controller,278204219,Verilog,Cache-Controller,13185,26,2024-04-05 16:24:14+00:00,"['cache-controller', 'verilog', 'direct-mapping', 'replacement-policies', 'memory-handling', 'fpga']",None
18,https://github.com/mcjtag/eth_switch.git,2020-07-14 12:00:33+00:00,Verilog Ethernet Switch (layer 2),7,mcjtag/eth_switch,279572992,Verilog,eth_switch,250,23,2024-03-26 08:19:34+00:00,[],https://api.github.com/licenses/mit
19,https://github.com/dan-rodrigues/ics-adpcm.git,2020-07-24 10:49:52+00:00,Programmable multichannel ADPCM decoder for FPGA,1,dan-rodrigues/ics-adpcm,282194915,Verilog,ics-adpcm,303,23,2024-04-03 14:16:00+00:00,"['verilog', 'fpga', 'adpcm', 'audio']",https://api.github.com/licenses/mit
20,https://github.com/osresearch/risc8.git,2020-07-19 15:55:49+00:00,Mostly AVR compatible FPGA soft-core,2,osresearch/risc8,280899587,Verilog,risc8,285,22,2024-01-04 02:08:15+00:00,"['fpga', 'microcontroller', 'up5k', 'ice40', 'yosys', 'softcore', 'upduino']",None
21,https://github.com/ika-musume/BubbleDrive8.git,2020-07-17 06:24:07+00:00,Konami Bubble System Bubble Memory Cartridge FBM-#101 Emulator,1,ika-musume/BubbleDrive8,280344384,Verilog,BubbleDrive8,11404,22,2023-11-06 19:20:06+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/brown9804/PCIe_physical_layer.git,2020-06-27 03:48:19+00:00,Implementation of the PCIe physical layer,6,brown9804/PCIe_physical_layer,275294652,Verilog,PCIe_physical_layer,4697,22,2024-04-02 11:30:56+00:00,"['pcie', 'physical-layer', 'analysis', 'verilog']",https://api.github.com/licenses/gpl-3.0
23,https://github.com/geraked/verilog-rle.git,2020-07-30 09:45:05+00:00,Verilog Implementation of Run Length Encoding for RGB Image Compression,3,geraked/verilog-rle,283731845,Verilog,verilog-rle,12202,21,2024-04-10 21:41:36+00:00,"['verilog', 'fpga', 'ise', 'rle', 'rle-compression-algorithm', 'compression-algorithm', 'verilog-hdl', 'verilog-code', 'image-compression', 'matlab', 'fpga-programming', 'xilinx', 'xilinx-fpga', 'run-length-encoding', 'image-processing', 'geraked', 'rabist', 'student-project', 'yazd-university', 'computer-engineering']",https://api.github.com/licenses/mit
24,https://github.com/go4retro/TurboMaster.git,2020-07-08 04:26:07+00:00,Reverse Engineering of the Schnedler Systems 4MHz TurboMaster accelerator cartridge for the Commodore 64,0,go4retro/TurboMaster,277989038,Verilog,TurboMaster,160649,19,2023-09-14 08:49:36+00:00,[],None
25,https://github.com/reactive-systems/MCHyper.git,2020-06-29 14:29:00+00:00,A hardware model checker for hyperproperties ,1,reactive-systems/MCHyper,275839289,Verilog,MCHyper,16178,18,2023-11-30 22:16:53+00:00,[],https://api.github.com/licenses/agpl-3.0
26,https://github.com/RV-AT/PVS464.git,2020-07-13 08:34:29+00:00,,2,RV-AT/PVS464,279243824,Verilog,PVS464,94655,18,2023-12-29 03:08:12+00:00,[],None
27,https://github.com/echoPinkApple/bilinear.git,2020-07-10 05:11:59+00:00,Bilinear interpolation realizes image scaling based on FPGA,3,echoPinkApple/bilinear,278544063,Verilog,bilinear,11945,17,2023-11-16 06:17:32+00:00,[],None
28,https://github.com/djtfoo/lenet5-verilog.git,2020-06-26 05:23:10+00:00,"A Verilog design of LeNet-5, a Convolutional Neural Network architecture",3,djtfoo/lenet5-verilog,275080170,Verilog,lenet5-verilog,16,16,2024-03-28 13:57:22+00:00,[],None
29,https://github.com/wzp21142/mips-cpu-and-microsystem.git,2020-07-07 06:04:53+00:00,"基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instruction set:single-cycle, multi-cycle, and a microsystem based on the multi-cycle cpu.",1,wzp21142/mips-cpu-and-microsystem,277731285,Verilog,mips-cpu-and-microsystem,280,15,2024-04-10 02:00:39+00:00,"['cpu', 'mips', 'multi-cycle-cpu']",https://api.github.com/licenses/mit
30,https://github.com/mntmn/fomu-vga.git,2020-07-10 20:04:23+00:00,,0,mntmn/fomu-vga,278723304,Verilog,fomu-vga,12,13,2021-03-28 15:26:12+00:00,[],None
31,https://github.com/ieee-ceda-datc/RDF-2020.git,2020-07-29 16:40:01+00:00,,4,ieee-ceda-datc/RDF-2020,283551286,Verilog,RDF-2020,110154,12,2024-04-09 13:32:13+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/ra1nb0w/odyssey2sdr.git,2020-07-15 15:49:45+00:00,Odyssey 2 SDR software (openHPSDR Angelia like radio),5,ra1nb0w/odyssey2sdr,279910973,Verilog,odyssey2sdr,33883,12,2024-03-06 00:35:17+00:00,[],None
33,https://github.com/MiSTer-devel/GnW_MiSTer.git,2020-07-16 12:46:28+00:00,MiSTer Port of Game and Watch Games,10,MiSTer-devel/GnW_MiSTer,280152013,Verilog,GnW_MiSTer,2590,12,2023-05-27 16:25:34+00:00,[],https://api.github.com/licenses/gpl-2.0
34,https://github.com/ultraembedded/ecpix-5.git,2020-07-05 11:50:35+00:00,Projects for the ECPiX-5 - a ECP5 FPGA board.,2,ultraembedded/ecpix-5,277292007,Verilog,ecpix-5,484,12,2023-10-11 10:04:23+00:00,[],None
35,https://github.com/patrickleboutillier/jcscpu-hw.git,2020-07-06 12:31:58+00:00,"Hardware implementation, using a Digilent Basys-3 FPGA board, of the computer described in J. Clark Scott's book ""But How Do It Know?"".",3,patrickleboutillier/jcscpu-hw,277536515,Verilog,jcscpu-hw,274,12,2023-12-31 13:45:26+00:00,"['verilog', 'fpga', 'iverilog', 'vivado']",https://api.github.com/licenses/gpl-3.0
36,https://github.com/gabrielganzer/RTL-PowerOptimization.git,2020-06-27 13:02:06+00:00,Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Synopsys® PrimeTime® and DC Ultra™.,1,gabrielganzer/RTL-PowerOptimization,275373149,Verilog,RTL-PowerOptimization,830,11,2024-03-24 09:51:08+00:00,"['optimization', 'dvs', 'tcl', 'polito', 'design-vision', 'voltage-scaling', 'script', 'primetime', 'synopsys', 'synopsys-dc', 'project']",https://api.github.com/licenses/bsd-3-clause
37,https://github.com/WuSiYu/mips-proj5.git,2020-07-21 17:04:58+00:00,5级流水线MIPS-lite微系统（北工大计组课设）,0,WuSiYu/mips-proj5,281456954,Verilog,mips-proj5,514,10,2023-07-13 01:39:51+00:00,[],https://api.github.com/licenses/gpl-3.0
38,https://github.com/cterrill26/FPGA_AudioVisualizer.git,2020-07-10 04:13:58+00:00,Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA development board. Reads audio data from an external mic and displays the frequency components on a VGA monitor.,0,cterrill26/FPGA_AudioVisualizer,278535834,Verilog,FPGA_AudioVisualizer,28,10,2024-03-05 10:07:21+00:00,[],None
39,https://github.com/b03901165Shih/2020-SRAM-training-course.git,2020-07-23 09:49:09+00:00,Memory Compiler Tutorial,3,b03901165Shih/2020-SRAM-training-course,281913173,Verilog,2020-SRAM-training-course,2058,9,2024-03-02 09:11:12+00:00,[],None
40,https://github.com/radiojunkbox/pc8001m.git,2020-06-27 04:51:07+00:00,,0,radiojunkbox/pc8001m,275301908,Verilog,pc8001m,276,9,2024-01-30 12:25:59+00:00,[],None
41,https://github.com/skmuduli92/HyperFuzzer.git,2020-07-30 09:31:32+00:00,,1,skmuduli92/HyperFuzzer,283728750,Verilog,HyperFuzzer,474,9,2024-03-25 12:31:43+00:00,[],
42,https://github.com/Basantloay/Softmax_CNN.git,2020-06-26 17:33:55+00:00,This repository contains full code of Softmax Layer in Verilog ,1,Basantloay/Softmax_CNN,275212450,Verilog,Softmax_CNN,51152,9,2024-03-27 06:05:39+00:00,[],None
43,https://github.com/icebai-ustc/TDC.git,2020-07-23 15:13:11+00:00,Time to digital converter implemented on a Cyclone V (DE10-Nano) FPGA.,1,icebai-ustc/TDC,281985337,,TDC,7194,8,2024-04-09 12:08:51+00:00,[],None
44,https://github.com/ljk98116/USTB_5-MIPS.git,2020-07-24 11:13:29+00:00,经典的五级流水线，主频60MHZ，指令与数据cache各32KB，采用2路组相连。。。,0,ljk98116/USTB_5-MIPS,282199293,Verilog,USTB_5-MIPS,38340,8,2024-01-01 02:12:31+00:00,[],None
45,https://github.com/Hyacinth2333/QC_LDPC-ECC.git,2020-07-17 07:38:27+00:00,NMS_decode,4,Hyacinth2333/QC_LDPC-ECC,280359302,Verilog,QC_LDPC-ECC,4088,8,2024-03-28 09:44:27+00:00,[],None
46,https://github.com/freedomhust/LDPC_MS.git,2020-06-30 15:29:41+00:00,最小和算法实现,1,freedomhust/LDPC_MS,276139029,Verilog,LDPC_MS,318,8,2024-04-02 02:55:19+00:00,[],None
47,https://github.com/jonsonxp/sea_azpr.git,2020-07-23 14:51:28+00:00,An AZPR SoC implementation on SEA FPGA Board.,6,jonsonxp/sea_azpr,281979981,Verilog,sea_azpr,9180,8,2024-04-08 11:07:19+00:00,[],
48,https://github.com/suburaaj/Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine.git,2020-07-04 06:50:07+00:00,"Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require more computation time. Extreme Learning Machines (ELM’s) are time-efficient, and they are less complicated than the conventional gradient-based algorithm. In previous years, an SRAM based convolutional neural network using a receptive – field Approach was proposed. This neural network was used as an encoder for the ELM algorithm and was implemented on FPGA. But, this neural network used an inaccurate 3-stage pipelined parallel adder. Hence, this neural network generates imprecise stimuli to the hidden layer neurons. This paper presents an implementation of precise convolutional neural network for encoding in the ELM algorithm based on the receptive - field approach at the hardware level. In the third stage of the pipelined parallel adder, instead of approximating the output by using one 2-input 15-bit adder, one 4-input 14-bit adder is used. Also, an additional weighted pixel array block is used. This weighted pixel array improves the accuracy of generating 128 weighted pixels. This neural network was simulated using ModelSim-Altera 10.1d and synthesized using Quartus II 13.0 sp1. This neural network is implemented on Cyclone V FPGA and used for pattern recognition applications. Although this design consumes slightly more hardware resources, this design is more accurate compared to previously existing encoders.",4,suburaaj/Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine,277055836,Verilog,Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine,277,8,2023-12-01 09:34:48+00:00,[],None
49,https://github.com/yadav-sachin/Multilevel-Cache-Controller.git,2020-07-16 17:57:23+00:00,"Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy. Implemented on a Basys3 Artix-7 FPGA with proper delays and hit signals.",1,yadav-sachin/Multilevel-Cache-Controller,280222196,Verilog,Multilevel-Cache-Controller,14431,8,2024-03-05 04:01:18+00:00,"['cache-control', 'set-associative-cache', 'write-back', 'lru-cache', 'basys3-fpga', 'four-way-set-associative']",None
50,https://github.com/Mshivam2409/LDPC-Decoder.git,2020-07-03 21:11:48+00:00,Implementation of Partially Parellel LDPC Code Decoder in Verilog,4,Mshivam2409/LDPC-Decoder,276988068,Verilog,LDPC-Decoder,105,8,2023-11-22 03:14:50+00:00,[],https://api.github.com/licenses/gpl-3.0
51,https://github.com/charleskinuthia1/FPGA_RLS.git,2020-07-21 12:48:21+00:00,Implementation of Recursively Least Square on FPGA using Verilog hdl,0,charleskinuthia1/FPGA_RLS,281396262,Verilog,FPGA_RLS,2246,7,2024-01-25 14:42:52+00:00,[],None
52,https://github.com/tangshi706/Learning-materials.git,2020-07-14 14:03:27+00:00,IC设计中的一些经典书籍,7,tangshi706/Learning-materials,279601394,Verilog,Learning-materials,144696,7,2024-02-22 12:50:21+00:00,[],None
53,https://github.com/ultraembedded/xc6_bus_pirate.git,2020-06-29 21:49:45+00:00,XC6 Bus Pirate (FPGA based multi-tool),0,ultraembedded/xc6_bus_pirate,275933376,Verilog,xc6_bus_pirate,355,7,2022-03-18 00:39:19+00:00,[],https://api.github.com/licenses/gpl-3.0
54,https://github.com/abiaozsh/fpgaproj.git,2020-07-05 10:37:28+00:00,,0,abiaozsh/fpgaproj,277279884,Verilog,fpgaproj,1499,7,2024-02-27 11:38:10+00:00,[],None
55,https://github.com/magicwenli/elevatorController.git,2020-07-12 09:12:08+00:00,一个简易的8层电梯控制器，使用verilog HDL语言描述 / a simple elevator controller works with verilog HDL,1,magicwenli/elevatorController,279029714,Verilog,elevatorController,1345,7,2024-01-29 17:54:21+00:00,['elevator-simulation'],https://api.github.com/licenses/mit
56,https://github.com/lawrie/ulx3s_68k.git,2020-07-02 12:30:24+00:00,Experiments with the 68000 CPU on the Ulx3s ECP5 board,3,lawrie/ulx3s_68k,276640801,Verilog,ulx3s_68k,216,7,2024-02-12 10:29:39+00:00,[],None
57,https://github.com/novi/nextasic.git,2020-07-01 06:02:15+00:00,Verilog HDL implementation of ASIC for NeXT Sound Box hardware.,1,novi/nextasic,276290606,Verilog,nextasic,1375,7,2023-08-20 07:13:39+00:00,"['nextstep', 'verilog', 'nextcomputer', 'next']",https://api.github.com/licenses/apache-2.0
58,https://github.com/marridG/2020-EI332.git,2020-07-01 09:26:44+00:00,"[2020 Spring, SJTU] Computer Organization & Lab",1,marridG/2020-EI332,276334407,Verilog,2020-EI332,1277,6,2023-01-28 13:48:43+00:00,[],https://api.github.com/licenses/mit
59,https://github.com/hoglet67/BeebAccelerator.git,2020-07-02 09:51:27+00:00,"A high-speed replacement 65C02 CPU for the Beeb; meets timing at 80MHz, seems stable at 100MHz!",3,hoglet67/BeebAccelerator,276609685,Verilog,BeebAccelerator,170,6,2023-10-19 11:04:28+00:00,[],None
60,https://github.com/arashsm79/Verilog-HDL-FSM-ATM.git,2020-06-25 08:33:35+00:00,Verilog HDL code and Finite State Machine (FSM) for a simple ATM,2,arashsm79/Verilog-HDL-FSM-ATM,274866649,Verilog,Verilog-HDL-FSM-ATM,80,6,2023-10-31 07:12:00+00:00,[],https://api.github.com/licenses/apache-2.0
61,https://github.com/ZipCPU/openz7.git,2020-07-09 14:50:29+00:00,"OpenZ7, an open source Zynq demo based on the Arty Z7-20",0,ZipCPU/openz7,278392674,Verilog,openz7,52,6,2023-06-27 01:52:03+00:00,[],None
62,https://github.com/emeb/orangecrab_simple_6502.git,2020-07-13 05:42:57+00:00,A very simple 6502 system running on an Orange Crab FPGA board,0,emeb/orangecrab_simple_6502,279221532,Verilog,orangecrab_simple_6502,234,6,2023-02-02 18:12:45+00:00,[],https://api.github.com/licenses/mit
63,https://github.com/navinkumar357/FFT-calculation-using-FPGA-fabrics.git,2020-06-27 17:27:31+00:00,"Verilog, HLS, C, C++, Zynq series.",0,navinkumar357/FFT-calculation-using-FPGA-fabrics,275420990,Verilog,FFT-calculation-using-FPGA-fabrics,38934,6,2023-12-09 13:45:30+00:00,[],None
64,https://github.com/robertlee2014/MIG_DDR_CONTROL.git,2020-07-12 13:33:15+00:00,"A sample of usage about Vivado MIG IP core, which is normally deployed to control ddr memory on FPGA board.",0,robertlee2014/MIG_DDR_CONTROL,279070958,Verilog,MIG_DDR_CONTROL,243,6,2023-09-09 06:06:06+00:00,[],None
65,https://github.com/ZaneKaminski/MacPlusVGA.git,2020-07-02 11:37:58+00:00,,0,ZaneKaminski/MacPlusVGA,276630339,Verilog,MacPlusVGA,1482,6,2023-10-18 15:44:01+00:00,[],None
66,https://github.com/Adancurusul/UR408_Core.git,2020-07-12 01:45:22+00:00,A super tiny  8bit customize ISA core with  assembler and emulator written by MYHDL ,0,Adancurusul/UR408_Core,278971798,Verilog,UR408_Core,218,6,2022-06-24 19:50:52+00:00,[],https://api.github.com/licenses/mit
67,https://github.com/Swingfal1/booth_multiplier_radix_4.git,2020-07-27 07:31:10+00:00,Verilog program,4,Swingfal1/booth_multiplier_radix_4,282825723,Verilog,booth_multiplier_radix_4,18,6,2024-01-22 15:42:56+00:00,[],None
68,https://github.com/chenforever/ARM_Cortex-M3.git,2020-07-01 12:36:48+00:00,本项目为参加2019全国大学生集成电路比赛 ARM杯创建。本项目是基于FPGA的一套包含Cortex-M3内核的车牌识别系统。,26,chenforever/ARM_Cortex-M3,276373607,,ARM_Cortex-M3,72828,6,2024-03-03 13:44:39+00:00,[],None
69,https://github.com/silicon-optronics-inc/Open-Verilog.git,2020-07-10 22:58:13+00:00,Well organized Verilog codes can be integrated to any project,1,silicon-optronics-inc/Open-Verilog,278748716,Verilog,Open-Verilog,713,6,2023-06-12 08:43:10+00:00,[],https://api.github.com/licenses/gpl-3.0
70,https://github.com/Saadia-Hassan/8x8Multiplier-Using-Vedic-Mathematics.git,2020-07-27 18:24:46+00:00,An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics which is proved to consume less power and faster than conventional multipliers.,2,Saadia-Hassan/8x8Multiplier-Using-Vedic-Mathematics,282981542,Verilog,8x8Multiplier-Using-Vedic-Mathematics,5,6,2023-11-23 18:51:53+00:00,"['multiplier', 'vedic-mathematics', 'verilog-hdl', 'xilinx-ise', 'synthesis', 'simulation', 'adders']",None
71,https://github.com/DigilentChina/Digital_Logic_Design_Src.git,2020-07-16 15:14:45+00:00,Source code for the projects in our bilibili channel,3,DigilentChina/Digital_Logic_Design_Src,280186571,Verilog,Digital_Logic_Design_Src,19,5,2022-11-21 12:23:58+00:00,[],None
72,https://github.com/jotego/jt7759.git,2020-07-05 07:03:13+00:00,Verilog module compatible with NEC ADPCM decoder uPD7759,1,jotego/jt7759,277249036,Verilog,jt7759,916,5,2023-09-24 00:08:17+00:00,[],https://api.github.com/licenses/gpl-3.0
73,https://github.com/kaustuvsahu/CORDIC-Algorithm.git,2020-07-21 07:01:05+00:00,Implementation of sin and cosine generators based on CORDIC algorithm using Verilog HDL,0,kaustuvsahu/CORDIC-Algorithm,281321184,Verilog,CORDIC-Algorithm,17,5,2023-12-26 16:20:03+00:00,[],None
74,https://github.com/lawrie/ulx3s_colecovision.git,2020-06-28 07:32:39+00:00,ColecoVision console for the Ulx3s ECP5 board,2,lawrie/ulx3s_colecovision,275531963,Verilog,ulx3s_colecovision,120,5,2023-05-15 17:47:18+00:00,[],None
75,https://github.com/lawrie/ulx3s_ql.git,2020-07-15 08:06:13+00:00,Sinclair QL for the Ulx3s ECP5 board,1,lawrie/ulx3s_ql,279806381,Verilog,ulx3s_ql,877,5,2022-08-16 07:20:28+00:00,[],None
76,https://github.com/123ycy/computer_organization.git,2020-07-08 03:23:00+00:00,大二上计组大实验，单周期和流水线CPU,1,123ycy/computer_organization,277979310,Verilog,computer_organization,1757,5,2023-07-23 12:35:54+00:00,[],None
77,https://github.com/cyLi-Tiger/Multi-Cycle-CPU-42.git,2020-07-11 03:32:36+00:00,VerilogHDL 开发流水线处理器（支持42条指令）,2,cyLi-Tiger/Multi-Cycle-CPU-42,278780650,Verilog,Multi-Cycle-CPU-42,32,4,2023-07-23 12:35:03+00:00,[],None
78,https://github.com/Chair-for-Security-Engineering/NullFresh.git,2020-07-15 17:29:48+00:00,Codes and designs of first-order SCA secure hardware implementations without fresh randomness,3,Chair-for-Security-Engineering/NullFresh,279934179,Verilog,NullFresh,14252,4,2024-04-05 02:27:51+00:00,[],
79,https://github.com/MikeyBoo/8bit-Project.git,2020-06-29 01:37:56+00:00,Using UPduino 3.0 to follow along with the book 'Designing Video Game Hardware In Verilog' by Steven Hugg,2,MikeyBoo/8bit-Project,275702954,Verilog,8bit-Project,16,4,2022-05-31 18:02:18+00:00,[],None
80,https://github.com/markus-zzz/myc64.git,2020-07-12 09:05:57+00:00,My C64 implementation in Verilog,0,markus-zzz/myc64,279028745,Verilog,myc64,383,4,2023-07-13 20:13:24+00:00,[],None
81,https://github.com/taindp98/Facial-Emotion-Recognition.git,2020-07-23 07:28:12+00:00,Facial Expression Recognition System Using FPGA-Based Convolutional Neural Network,2,taindp98/Facial-Emotion-Recognition,281882112,Verilog,Facial-Emotion-Recognition,15936,4,2023-07-08 13:14:19+00:00,[],None
82,https://github.com/lukipedio/i2c_master_uvvm.git,2020-07-29 10:48:39+00:00,i2c master with UVVM I2C BFM used in testbench,0,lukipedio/i2c_master_uvvm,283472753,Verilog,i2c_master_uvvm,14,4,2023-03-21 14:47:05+00:00,[],None
83,https://github.com/pparth27743/jpeg-image-compression.git,2020-07-11 07:50:08+00:00,This project has 2 parts. (1) JPEG image compression is been implemented into Matlab and (2) Verilog language using Xilinx software.,1,pparth27743/jpeg-image-compression,278814862,Verilog,jpeg-image-compression,64,4,2023-05-17 02:20:10+00:00,"['jpeg-image-compression', 'matlab']",None
84,https://github.com/alanswx/CoCo2_MiSTer.git,2020-07-12 19:21:40+00:00,CoCo2,1,alanswx/CoCo2_MiSTer,279132761,Verilog,CoCo2_MiSTer,10478,4,2020-12-08 14:24:49+00:00,[],None
85,https://github.com/interstellar456/Fp16_Arithmetic_modules.git,2020-07-28 15:16:45+00:00,FP16_Arithmetic modules designed by Verilog and VHDL ,1,interstellar456/Fp16_Arithmetic_modules,283249885,Verilog,Fp16_Arithmetic_modules,1554,4,2024-01-15 01:11:37+00:00,[],https://api.github.com/licenses/gpl-3.0
86,https://github.com/PuALGuo/SOC.git,2020-07-04 13:54:33+00:00,conv for e203,2,PuALGuo/SOC,277119635,Verilog,SOC,2736,4,2024-01-20 13:35:41+00:00,[],None
87,https://github.com/ciomagandreidaniel/Interrupt_Controller_Verilog.git,2020-07-22 18:16:53+00:00,An Interrupt Controller configurable via the APB bus.,0,ciomagandreidaniel/Interrupt_Controller_Verilog,281751513,Verilog,Interrupt_Controller_Verilog,2253,4,2024-04-11 03:24:03+00:00,[],None
88,https://github.com/YantraVision/CameraLinkVisionKit_microZED.git,2020-07-26 06:09:47+00:00,Vision Kit for microZED SoM,6,YantraVision/CameraLinkVisionKit_microZED,282587992,Verilog,CameraLinkVisionKit_microZED,1624,4,2023-09-02 00:27:58+00:00,[],None
89,https://github.com/drt96/FPGA_Verilog_FIR_Filter.git,2020-07-19 04:31:42+00:00,A lowpass filter meant for implementation of the Digilent Basys 3 with Artix 7 FPGA,1,drt96/FPGA_Verilog_FIR_Filter,280791675,Verilog,FPGA_Verilog_FIR_Filter,16472,4,2024-04-11 15:24:01+00:00,[],None
90,https://github.com/jasonpilbrough/LEIA.git,2020-06-25 09:06:13+00:00,Real-time lane detection on an FPGA,1,jasonpilbrough/LEIA,274872617,Verilog,LEIA,652,4,2022-07-10 06:10:00+00:00,[],None
91,https://github.com/mnb27/Fast-Multipliers.git,2020-06-26 06:15:31+00:00,32-bit Wallace and Dadda Tree Multiplier,3,mnb27/Fast-Multipliers,275087070,Verilog,Fast-Multipliers,428,4,2023-06-13 10:01:42+00:00,"['multiplier', 'verilog']",None
92,https://github.com/debtanu09/fmultiplier.git,2020-07-12 07:27:31+00:00,This is the verilog implementation of IEEE 754 32 bit floating point multiplier,1,debtanu09/fmultiplier,279014233,Verilog,fmultiplier,6,4,2023-11-07 08:11:39+00:00,[],https://api.github.com/licenses/mit
93,https://github.com/qxynju2017/Zedboard-Color-Bar-HDMI-Output.git,2020-07-26 10:20:54+00:00,The Project is created without AXI/AXI4 bus.,0,qxynju2017/Zedboard-Color-Bar-HDMI-Output,282625303,Verilog,Zedboard-Color-Bar-HDMI-Output,1710,3,2023-05-24 07:50:49+00:00,[],None
94,https://github.com/r4jmond/epic_racer.git,2020-07-13 01:56:25+00:00,FPGA racing game for Basys3,2,r4jmond/epic_racer,279184317,Verilog,epic_racer,1803,3,2023-02-12 16:00:21+00:00,[],None
95,https://github.com/CRH380AN-0206/Verilog-code.git,2020-06-27 04:23:34+00:00,"Include 8-bit adder, 8-bit multiplier, 8-bit timing multiplier and a clock with alarm",0,CRH380AN-0206/Verilog-code,275298682,Verilog,Verilog-code,8,3,2022-04-28 02:12:47+00:00,[],None
96,https://github.com/privacytrustlab/soteria_private_nn_inference.git,2020-07-21 01:00:18+00:00,,1,privacytrustlab/soteria_private_nn_inference,281259946,Verilog,soteria_private_nn_inference,611,3,2023-10-02 15:18:29+00:00,[],None
97,https://github.com/WHU-Tan/median_filter_based_on_DE1_SoC.git,2020-07-11 11:06:30+00:00,FPGA implementation of median filter.,0,WHU-Tan/median_filter_based_on_DE1_SoC,278844833,Verilog,median_filter_based_on_DE1_SoC,9002,3,2023-04-17 05:12:44+00:00,[],None
98,https://github.com/mennyt11/HACK-processor-verilog.git,2020-07-11 05:51:54+00:00,Verilog implementation of the HACK processor by Nand2tetris,2,mennyt11/HACK-processor-verilog,278798089,Verilog,HACK-processor-verilog,1535,3,2022-11-28 08:24:24+00:00,[],https://api.github.com/licenses/mit
99,https://github.com/mnb27/Car-Parking-System.git,2020-06-27 17:54:35+00:00,Simple car parking system in Verilog,2,mnb27/Car-Parking-System,275425532,Verilog,Car-Parking-System,125,3,2023-01-27 15:30:16+00:00,"['fpga-programming', 'design', 'digital']",None
100,https://github.com/kanishkkalra11/Hardware-implementation-of-a-Frequency-Modulator-using-CORDIC-algorithm.git,2020-07-29 21:54:51+00:00,CORDIC algorithm implemented on FPGA using verilog is used to produce sine wave which is converted to Analog using DAG and used for FM.,0,kanishkkalra11/Hardware-implementation-of-a-Frequency-Modulator-using-CORDIC-algorithm,283609924,Verilog,Hardware-implementation-of-a-Frequency-Modulator-using-CORDIC-algorithm,1582,3,2024-03-21 16:57:52+00:00,[],None
101,https://github.com/ethanleep/dino_accelerator.git,2020-07-17 02:41:44+00:00,An almost full recreation of the Google Chrome dino game in Verilog,0,ethanleep/dino_accelerator,280309375,Verilog,dino_accelerator,14,3,2023-12-24 10:51:10+00:00,[],https://api.github.com/licenses/mit
102,https://github.com/cyLi-Tiger/Multi-Cycle-CPU-50.git,2020-07-11 04:12:12+00:00,VerilogHDL 开发流水线处理器（支持50条指令）,3,cyLi-Tiger/Multi-Cycle-CPU-50,278785555,Verilog,Multi-Cycle-CPU-50,18,3,2024-01-22 01:50:25+00:00,[],None
103,https://github.com/multitenancy-project/hc20-verilog.git,2020-07-12 20:34:27+00:00,,2,multitenancy-project/hc20-verilog,279143547,Verilog,hc20-verilog,1439,3,2021-12-19 01:56:51+00:00,[],None
104,https://github.com/Dianeswarr/Accerelating-Matrix-Multiplication-Using-AXI-Interface.git,2020-07-06 15:50:09+00:00,Designed an AXI accelerator for matrix multiplication for the Xilinx Zynq device,1,Dianeswarr/Accerelating-Matrix-Multiplication-Using-AXI-Interface,277584759,Verilog,Accerelating-Matrix-Multiplication-Using-AXI-Interface,10,3,2023-12-07 12:43:45+00:00,[],None
105,https://github.com/ivanvig/MIPS.git,2020-07-20 13:17:20+00:00,32-bit MIPS Implementation in Verilog,0,ivanvig/MIPS,281121273,Verilog,MIPS,4715,3,2023-05-29 05:29:24+00:00,"['computer-architecture', 'mips', 'risc', 'verilog', 'microblaze']",https://api.github.com/licenses/mit
106,https://github.com/ashmanskas/mcu.git,2020-06-25 19:59:37+00:00,Master Coincidence Unit for BPET system,1,ashmanskas/mcu,275004007,Verilog,mcu,2062,3,2022-10-16 00:24:45+00:00,[],None
107,https://github.com/asilardo/Serial-Peripheral-Interface-SPI-Verilog-HDL-Project.git,2020-07-13 23:31:06+00:00,"This project is a Serial Peripheral Interface (SPI) which was developed with a hardware description language (HDL) called Verilog. The goal of the project is to implement a serial peripheral interface (SPI) system with the use of a master and slave device. This interface receives 32 data cases from the device in which all must pass in order for it to work. Using this information retrieved from the successful cases of the interface, the data was then analyzed with GTKWave. The GTKWave shows the project is successful, as the numbers are going from right to left in the wave graph.",0,asilardo/Serial-Peripheral-Interface-SPI-Verilog-HDL-Project,279433431,Verilog,Serial-Peripheral-Interface-SPI-Verilog-HDL-Project,138,3,2024-03-12 18:56:44+00:00,[],None
108,https://github.com/stevehoover/warp-v_includes.git,2020-07-10 15:04:05+00:00,A companion to /warp-v containing files that are included from /warp-v.,2,stevehoover/warp-v_includes,278663363,Verilog,warp-v_includes,306,3,2024-02-08 04:58:48+00:00,[],https://api.github.com/licenses/bsd-3-clause
109,https://github.com/naveen-chander/biorealistic-spiking-neural-network.git,2020-07-04 04:24:59+00:00,Implements Izhikevich Neuron which spikes at rates close to a biological neural network based on the IEEE paper ,4,naveen-chander/biorealistic-spiking-neural-network,277037711,Verilog,biorealistic-spiking-neural-network,1591,3,2023-06-19 02:01:38+00:00,[],None
110,https://github.com/litex-hub/pythondata-cpu-vexriscv_smp.git,2020-07-28 12:33:20+00:00,Python module containing verilog files for VexRiscv SMP CPU (for use with LiteX). ,11,litex-hub/pythondata-cpu-vexriscv_smp,283207003,Verilog,pythondata-cpu-vexriscv_smp,5246,3,2022-05-07 08:26:04+00:00,[],None
111,https://github.com/SnrNotHere16/RISCVSingleCycleProcessor.git,2020-07-19 21:23:12+00:00,A RISC-V Single Cycle Processor which is done in verilog. ,0,SnrNotHere16/RISCVSingleCycleProcessor,280952930,Verilog,RISCVSingleCycleProcessor,64,3,2022-11-05 18:58:22+00:00,"['risc-v', 'risc-architecture-processor', 'single-cycle-processor', 'verilog', 'vivado', 'testbench-generator-verilog', 'hardware-description-language', 'module', 'computer-architecture', 'riscv32', '32-bit']",None
112,https://github.com/rmital589/Formal-Verification-of-APB-Interface-to-Arbiter-and-RISC-V-Decoder.git,2020-07-03 05:30:09+00:00,,1,rmital589/Formal-Verification-of-APB-Interface-to-Arbiter-and-RISC-V-Decoder,276815511,Verilog,Formal-Verification-of-APB-Interface-to-Arbiter-and-RISC-V-Decoder,26,3,2022-10-06 19:00:52+00:00,[],None
113,https://github.com/PKazm/I2S_Core.git,2020-07-08 01:21:42+00:00,I2S Transceiver - Verilog,0,PKazm/I2S_Core,277958647,Verilog,I2S_Core,1429,3,2022-05-24 00:42:13+00:00,[],https://api.github.com/licenses/gpl-3.0
114,https://github.com/mfkiwl/SHA256_Hardware_Accelerator.git,2020-07-13 17:37:57+00:00,SHA256 Hardware Accelerator Synthesizable Verilog RTL,0,mfkiwl/SHA256_Hardware_Accelerator,279370913,,SHA256_Hardware_Accelerator,18413,3,2024-03-25 13:59:05+00:00,[],None
115,https://github.com/flsgavin/SDcard_rw_demo.git,2020-07-06 18:20:58+00:00,"SD card read/write demo, based on SPI",0,flsgavin/SDcard_rw_demo,277617450,Verilog,SDcard_rw_demo,12,3,2022-05-26 12:13:31+00:00,[],None
116,https://github.com/cantitbe/BasicCPUDesign.git,2020-06-26 17:06:23+00:00,5-Stage Pipelined RISC-V CPU ,1,cantitbe/BasicCPUDesign,275207357,Verilog,BasicCPUDesign,15,3,2023-05-21 10:41:44+00:00,[],None
117,https://github.com/chiqlappe/PC-8001_FPGA.git,2020-07-23 12:23:00+00:00,FPGA PC-8001,0,chiqlappe/PC-8001_FPGA,281944169,Verilog,PC-8001_FPGA,52,3,2024-01-24 00:52:25+00:00,[],None
118,https://github.com/github-fds/confmc.armv7l.raspbian.2020.06.git,2020-07-08 13:09:27+00:00,CON-FMC SW package version 2020.06 for 32-bit Raspbian,1,github-fds/confmc.armv7l.raspbian.2020.06,278092423,Verilog,confmc.armv7l.raspbian.2020.06,18675,2,2022-02-17 22:01:03+00:00,[],None
119,https://github.com/isuckatdrifting/rmii_arty.git,2020-06-29 12:56:17+00:00,RTL RMII Ethernet Implementation on Arty A7,1,isuckatdrifting/rmii_arty,275815293,Verilog,rmii_arty,101,2,2021-05-12 20:59:23+00:00,[],None
120,https://github.com/pragneshp7/SPI-Master-driver.git,2020-07-12 08:25:44+00:00,Implemented a SPI Master module in Verilog,0,pragneshp7/SPI-Master-driver,279022737,Verilog,SPI-Master-driver,5,2,2024-02-27 14:12:11+00:00,[],https://api.github.com/licenses/mit
121,https://github.com/hongxuanrui1999/SJTU-CS145.git,2020-07-05 02:12:51+00:00,计算机系统结构实验,0,hongxuanrui1999/SJTU-CS145,277215909,Verilog,SJTU-CS145,4900,2,2023-05-10 10:31:54+00:00,[],None
122,https://github.com/KevinLikesDringCoffe/MIPS32-pipelined-processor.git,2020-06-30 04:10:12+00:00,a MIPS32 pipelined processor impelmented by Verilog HDL,0,KevinLikesDringCoffe/MIPS32-pipelined-processor,275994285,Verilog,MIPS32-pipelined-processor,40,2,2022-05-27 13:43:02+00:00,[],None
123,https://github.com/schmr/alpacacorn-soc.git,2020-07-15 13:41:04+00:00,A minimal system-on-chip featuring a tiny CPU with accumulator-based architecture,0,schmr/alpacacorn-soc,279878893,Verilog,alpacacorn-soc,261,2,2022-04-29 20:00:15+00:00,[],
124,https://github.com/MiSTer-devel/EpochGalaxy2_MiSTer.git,2020-07-28 19:53:10+00:00,,2,MiSTer-devel/EpochGalaxy2_MiSTer,283313256,Verilog,EpochGalaxy2_MiSTer,1005,2,2023-08-14 09:15:02+00:00,[],https://api.github.com/licenses/gpl-2.0
125,https://github.com/srinidhivbhat/AHB-APB-Bridge-Interface.git,2020-07-24 13:19:43+00:00,,0,srinidhivbhat/AHB-APB-Bridge-Interface,282225108,Verilog,AHB-APB-Bridge-Interface,4,2,2023-05-22 15:50:16+00:00,[],None
126,https://github.com/Taurusxkyle/sha256_multicores.git,2020-07-08 13:28:39+00:00,a sha256 hardware design with 4 lines of pipelines and use 4 cores to accelerate calculation,2,Taurusxkyle/sha256_multicores,278096842,Verilog,sha256_multicores,10,2,2023-10-24 13:18:59+00:00,[],None
127,https://github.com/ai7603/MIPS-CPU.git,2020-07-18 03:27:15+00:00,"CPU for 5-stage pipeline, and trying to add MMU, Cache, branch predictor and etc",0,ai7603/MIPS-CPU,280573445,Verilog,MIPS-CPU,2,2,2024-04-07 09:24:35+00:00,[],None
128,https://github.com/khavyasakthi/vcode.git,2020-07-03 15:32:50+00:00,verilog code for logistic map,1,khavyasakthi/vcode,276932513,Verilog,vcode,10,2,2023-03-08 10:18:51+00:00,[],None
129,https://github.com/gottfriede/BUAA-CO-2018.git,2020-06-27 12:50:50+00:00,BUAA2018级计算机组成课程设计P1-P7,0,gottfriede/BUAA-CO-2018,275371322,Verilog,BUAA-CO-2018,11649,2,2021-12-30 07:50:23+00:00,[],None
130,https://github.com/lawrie/ulx3s_sg_1000.git,2020-06-30 12:13:05+00:00,Sega SG-1000 console for the Ulx3s ECP5 board,0,lawrie/ulx3s_sg_1000,276088893,Verilog,ulx3s_sg_1000,74,2,2022-07-18 18:29:20+00:00,[],None
131,https://github.com/tomjlw/ASIC-Interview-Code.git,2020-07-18 01:26:12+00:00,Some common ASIC interview coding challenges,0,tomjlw/ASIC-Interview-Code,280558086,Verilog,ASIC-Interview-Code,8,2,2023-10-11 21:05:37+00:00,[],None
132,https://github.com/YQ23/Verilog.git,2020-07-06 07:35:39+00:00,使用Verilog语言编写代码。,1,YQ23/Verilog,277474050,Verilog,Verilog,22,2,2023-12-01 15:08:31+00:00,[],None
133,https://github.com/avelanarius/gpu2d.git,2020-07-30 23:52:11+00:00,,0,avelanarius/gpu2d,283900023,Verilog,gpu2d,19,2,2023-10-16 14:17:30+00:00,[],None
134,https://github.com/IObundle/iob-soc-wsn-em.git,2020-07-16 20:47:22+00:00,,1,IObundle/iob-soc-wsn-em,280255004,Verilog,iob-soc-wsn-em,189391,2,2023-07-25 14:37:31+00:00,[],https://api.github.com/licenses/mit
135,https://github.com/SantoshSrivatsan24/alu_synthesis.git,2020-07-17 10:14:11+00:00,Verilog description of an ALU along with the Cadence Genus tcl script files needed to synthesize it.,0,SantoshSrivatsan24/alu_synthesis,280393188,Verilog,alu_synthesis,484,2,2023-09-20 20:58:42+00:00,"['verilog-hdl', 'synthesis']",None
136,https://github.com/drshotyou/ComputerOrganization.git,2020-07-30 10:52:52+00:00,,0,drshotyou/ComputerOrganization,283746419,Verilog,ComputerOrganization,963,2,2022-09-26 06:55:15+00:00,[],None
137,https://github.com/dshadoff/PCE_Save128.git,2020-07-12 04:24:38+00:00,FPGA Implementation of reverse-engineered Memory Base 128/Save-Kun device,0,dshadoff/PCE_Save128,278990403,Verilog,PCE_Save128,1371,2,2022-11-10 07:00:21+00:00,[],https://api.github.com/licenses/mit
138,https://github.com/shubhamrai26/iwls_2020_submission.git,2020-06-26 19:58:25+00:00,Solution for IWLS code contest 2020. ,2,shubhamrai26/iwls_2020_submission,275237095,Verilog,iwls_2020_submission,26660,2,2022-10-09 12:37:32+00:00,[],None
139,https://github.com/azarmadr/ddr-sdram.git,2020-06-26 05:28:44+00:00,,0,azarmadr/ddr-sdram,275080821,Verilog,ddr-sdram,703,2,2024-02-12 07:03:27+00:00,[],None
140,https://github.com/rbarzic/sky130-lite.git,2020-07-17 08:13:43+00:00,A  lightweight version of the Skywater Open Source PDK (https://github.com/google/skywater-pdk)    (to limit disk and bandwith usage),0,rbarzic/sky130-lite,280367092,Verilog,sky130-lite,16832,2,2024-03-01 17:04:23+00:00,[],None
141,https://github.com/superyxm/Dual-issue-superscalar-CPU-core.git,2020-07-17 16:19:48+00:00,"This is a MIPS dual-issue superscalar CPU core basing on MPIS32. This work was finished in August,2019.",1,superyxm/Dual-issue-superscalar-CPU-core,280471535,Verilog,Dual-issue-superscalar-CPU-core,622,2,2024-03-29 06:10:36+00:00,[],None
142,https://github.com/Saadia-Hassan/Types-of-Verification-Using-SRAM.git,2020-07-30 15:55:17+00:00,This repo contains golden vector and randomization testbenches for SRAM module. ,2,Saadia-Hassan/Types-of-Verification-Using-SRAM,283817364,Verilog,Types-of-Verification-Using-SRAM,8,2,2023-08-07 07:02:12+00:00,"['verilog-hdl', 'verilog-project', 'verification-methodologies', 'sram', 'testbenches', 'vlsi-design']",None
143,https://github.com/hujiaqi98/FPGA-BASCOUNT-.git,2020-06-26 13:56:23+00:00,,0,hujiaqi98/FPGA-BASCOUNT-,275168398,Verilog,FPGA-BASCOUNT-,5,2,2020-11-11 17:35:53+00:00,[],None
144,https://github.com/df8oe/ovi40-rf-ddcduc.git,2020-07-11 16:25:49+00:00,Firmware for OVI40 RF Boards based on Cyclone10LP FPGA,0,df8oe/ovi40-rf-ddcduc,278899116,Verilog,ovi40-rf-ddcduc,1850,2,2022-06-07 15:03:27+00:00,[],
145,https://github.com/collectivertl/risc8_tcoonan.git,2020-07-04 17:42:16+00:00,A Verilog implementation of a simple 8-bit processor. The RISC8 is binary code compatible with the Microchip PIC16C57 processor.,0,collectivertl/risc8_tcoonan,277158051,Verilog,risc8_tcoonan,98,2,2024-02-19 15:40:23+00:00,[],https://api.github.com/licenses/gpl-2.0
146,https://github.com/refkxh/BUAA_CO_2019Fall.git,2020-06-29 02:46:48+00:00,,0,refkxh/BUAA_CO_2019Fall,275714397,Verilog,BUAA_CO_2019Fall,3959,2,2021-07-08 03:20:17+00:00,[],None
147,https://github.com/dajoariando/UltraSound_HDLv1_2020_Quartus.git,2020-07-07 04:43:36+00:00,2020 ultrasound machine designed by Vida Pashaei,0,dajoariando/UltraSound_HDLv1_2020_Quartus,277718635,Verilog,UltraSound_HDLv1_2020_Quartus,9733,2,2022-06-16 06:19:34+00:00,[],None
148,https://github.com/github-fds/confmc.x86_64.linux.2020.06.git,2020-07-08 13:06:07+00:00,CON-FMC SW package version 2020.06 for 64-bit Linux,4,github-fds/confmc.x86_64.linux.2020.06,278091686,Verilog,confmc.x86_64.linux.2020.06,18961,2,2023-12-15 08:08:47+00:00,[],None
149,https://github.com/RenZhou0327/EI332.git,2020-07-03 02:08:20+00:00,SJTU EI332 计算机组成实验内容，理论部分教师为方向忠，实验部分教师为陈颖琪,0,RenZhou0327/EI332,276785806,Verilog,EI332,40752,2,2021-05-26 01:03:13+00:00,[],None
150,https://github.com/tianjin95/MNoC-ReMaster.git,2020-07-08 16:31:51+00:00,,0,tianjin95/MNoC-ReMaster,278141074,Verilog,MNoC-ReMaster,13,2,2021-09-16 04:23:49+00:00,[],None
151,https://github.com/RicoWorld/NAND_CTRL.git,2020-07-11 03:31:36+00:00,,0,RicoWorld/NAND_CTRL,278780508,Verilog,NAND_CTRL,4238,2,2023-07-04 14:09:02+00:00,[],None
152,https://github.com/isuckatdrifting/rmii_kintex.git,2020-06-29 13:59:09+00:00,RTL RMII Ethernet Implementation on Kintex 7,1,isuckatdrifting/rmii_kintex,275831254,Verilog,rmii_kintex,97,2,2022-10-28 15:03:35+00:00,[],None
153,https://github.com/pparth27743/8bit-MIPS-processor.git,2020-07-08 11:54:54+00:00,Implemented RISC-based 28 instructions 8 bit MIPS processor.,0,pparth27743/8bit-MIPS-processor,278076285,Verilog,8bit-MIPS-processor,11,1,2021-05-19 19:40:20+00:00,['mips'],None
154,https://github.com/bulicp/LOBOq2_14bit_1C_v2.git,2020-07-06 13:08:36+00:00,,0,bulicp/LOBOq2_14bit_1C_v2,277544643,Verilog,LOBOq2_14bit_1C_v2,6,1,2021-05-13 23:18:29+00:00,[],https://api.github.com/licenses/bsd-3-clause
155,https://github.com/bulicp/AHHRE_10bit.git,2020-07-06 12:55:29+00:00,,0,bulicp/AHHRE_10bit,277541662,Verilog,AHHRE_10bit,5,1,2021-05-13 23:12:28+00:00,[],https://api.github.com/licenses/bsd-3-clause
156,https://github.com/debtanu09/fpga_counter_spartan6.git,2020-07-24 15:52:57+00:00,FPGA implementation of up / down BCD counter,0,debtanu09/fpga_counter_spartan6,282260273,Verilog,fpga_counter_spartan6,12,1,2022-04-17 21:56:56+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/KanikaGera/Verilog-Implementation-Computer-Architecture.git,2020-07-03 14:26:13+00:00,"Verilog Implementation of MIPS Single Architecture , BTA and MCU Unit.",0,KanikaGera/Verilog-Implementation-Computer-Architecture,276918478,Verilog,Verilog-Implementation-Computer-Architecture,127705,1,2020-07-04 17:37:16+00:00,['verilog'],None
158,https://github.com/notjasonl/netgen-analyze.git,2020-06-26 17:06:12+00:00,,0,notjasonl/netgen-analyze,275207325,Verilog,netgen-analyze,63,1,2020-08-25 21:17:15+00:00,[],https://api.github.com/licenses/mit
159,https://github.com/tsubasa123/Mtech-VLSI-Design-Mini-Project.git,2020-06-29 12:11:06+00:00,,0,tsubasa123/Mtech-VLSI-Design-Mini-Project,275804140,Verilog,Mtech-VLSI-Design-Mini-Project,6,1,2020-06-29 13:20:07+00:00,[],None
160,https://github.com/bulicp/ALM11_SOA.git,2020-07-06 13:00:43+00:00,,0,bulicp/ALM11_SOA,277542846,Verilog,ALM11_SOA,5,1,2021-05-13 23:12:48+00:00,[],https://api.github.com/licenses/bsd-3-clause
161,https://github.com/bulicp/ROBA.git,2020-07-06 13:13:32+00:00,,0,bulicp/ROBA,277545805,Verilog,ROBA,4,1,2021-05-13 23:16:45+00:00,[],https://api.github.com/licenses/bsd-3-clause
162,https://github.com/dajoariando/ASIC_TX_HDLv2_2018_Quartus.git,2020-07-17 02:29:52+00:00,,0,dajoariando/ASIC_TX_HDLv2_2018_Quartus,280307399,Verilog,ASIC_TX_HDLv2_2018_Quartus,1902,1,2022-06-16 06:19:31+00:00,[],None
163,https://github.com/Hypnotriod/ep4ce6e22c8n-ws2811-fpga-driver.git,2020-07-21 16:02:01+00:00,FPGA driver application for WS2811 designed with SystemVerilog HDL for Cyclone IV EP4CE6E22C8N,1,Hypnotriod/ep4ce6e22c8n-ws2811-fpga-driver,281443175,Verilog,ep4ce6e22c8n-ws2811-fpga-driver,928,1,2021-06-29 19:42:39+00:00,[],None
164,https://github.com/sarin20/WS2812b4FPGA.git,2020-06-26 18:33:29+00:00,WS2812b control IP for 50MXz,0,sarin20/WS2812b4FPGA,275223047,Verilog,WS2812b4FPGA,18,1,2022-11-01 07:25:53+00:00,[],https://api.github.com/licenses/gpl-3.0
165,https://github.com/bulicp/DRUM6_16_s.git,2020-07-06 13:01:42+00:00,,0,bulicp/DRUM6_16_s,277543057,Verilog,DRUM6_16_s,4,1,2021-05-13 23:13:39+00:00,[],https://api.github.com/licenses/bsd-3-clause
166,https://github.com/Dakshay-S/8-Bit-Processor-in-VHDL.git,2020-07-30 08:14:57+00:00,VHDL(Verilog Hardware Description Language) is a programming language using which one can simulate hardware circuits,0,Dakshay-S/8-Bit-Processor-in-VHDL,283710929,Verilog,8-Bit-Processor-in-VHDL,100,1,2023-04-11 15:31:03+00:00,"['microprocessor', '8-bit', 'verilog', 'hdl', 'vhdl', 'add', 'sub', 'bitwise-or', 'bitwise-and', 'alu', 'controller', 'multiplexer', 'mux', 'program-counter', 'risc']",None
167,https://github.com/broomva/FPGA-Projects.git,2020-07-03 16:24:18+00:00,Various Diligent Nexys 2 FPGA board projects,0,broomva/FPGA-Projects,276942611,Verilog,FPGA-Projects,731,1,2020-12-10 12:56:55+00:00,[],https://api.github.com/licenses/mit
168,https://github.com/bulicp/R4ABM2p16.git,2020-07-06 13:11:57+00:00,,0,bulicp/R4ABM2p16,277545457,Verilog,R4ABM2p16,6,1,2021-05-13 23:17:16+00:00,[],https://api.github.com/licenses/bsd-3-clause
169,https://github.com/Najeeb-Mohammad-Khan/Verilog-HDL.git,2020-07-02 07:51:06+00:00,This Repository contains Verilog HDL code example and the hardware models developed by me.,0,Najeeb-Mohammad-Khan/Verilog-HDL,276583229,Verilog,Verilog-HDL,1195,1,2020-07-05 12:00:58+00:00,[],None
170,https://github.com/bulicp/MITCH_TRUNC_W6.git,2020-07-06 13:09:25+00:00,,0,bulicp/MITCH_TRUNC_W6,277544842,Verilog,MITCH_TRUNC_W6,6,1,2021-05-13 23:16:29+00:00,[],https://api.github.com/licenses/bsd-3-clause
171,https://github.com/smanda25/MAC.git,2020-07-15 23:27:41+00:00,MAC unit using Verilog,0,smanda25/MAC,280003859,Verilog,MAC,7,1,2022-02-24 07:10:25+00:00,[],None
172,https://github.com/Chicha/PCIExpress.git,2020-07-07 20:16:30+00:00,,1,Chicha/PCIExpress,277913249,Verilog,PCIExpress,58578,1,2022-11-14 12:52:30+00:00,[],None
173,https://github.com/Tangent617/VerilogCPU.git,2020-07-04 11:19:53+00:00,2020西工大计算机组成与系统结构实验,3,Tangent617/VerilogCPU,277095439,Verilog,VerilogCPU,9495,1,2022-06-04 15:35:49+00:00,"['cpu', 'verilog', 'mips']",https://api.github.com/licenses/mit
174,https://github.com/Siddharth1101/Digital-Systems-and-Lab.git,2020-07-10 03:42:08+00:00,This repository contains C codes and Verilog codes used in the course EE2001: Digital Systems and Lab at IIT Madras,0,Siddharth1101/Digital-Systems-and-Lab,278531171,Verilog,Digital-Systems-and-Lab,17,1,2022-03-16 01:03:03+00:00,[],None
175,https://github.com/mcjtag/fpga_dsp.git,2020-07-29 17:27:57+00:00,DSP in FPGA,0,mcjtag/fpga_dsp,283561312,Verilog,fpga_dsp,7,1,2021-12-20 20:14:45+00:00,[],https://api.github.com/licenses/mit
176,https://github.com/bulicp/a_filter_approx.git,2020-07-23 18:00:07+00:00,,0,bulicp/a_filter_approx,282021328,Verilog,a_filter_approx,6,1,2021-05-13 23:12:13+00:00,[],None
177,https://github.com/mfkiwl/Clock-GPS-Sync-FPGA.git,2020-07-30 22:37:37+00:00,This code produces a clock output that is synchronized with a GPS connection.,0,mfkiwl/Clock-GPS-Sync-FPGA,283890287,,Clock-GPS-Sync-FPGA,36,1,2024-03-11 02:41:34+00:00,[],None
178,https://github.com/Shyeem/Verilog-Codes-Sequential-Circuits.git,2020-07-05 13:29:12+00:00,This repository contains all of my practiced Verilog codes for sequential circuits.,0,Shyeem/Verilog-Codes-Sequential-Circuits,277307679,Verilog,Verilog-Codes-Sequential-Circuits,40,1,2023-01-18 11:56:24+00:00,[],None
179,https://github.com/Talisman000/kappa3_light2020.git,2020-07-22 07:46:09+00:00,,0,Talisman000/kappa3_light2020,281610834,Verilog,kappa3_light2020,114,1,2020-08-05 06:28:31+00:00,[],None
180,https://github.com/leo-lihazel/Digital-Control-Part.git,2020-07-28 12:46:51+00:00,"The digital IC design in a LED chip including the PWM(Pulse Width Modulation) Controller, the Manchester code encoder and decoder and the Digital control block.",1,leo-lihazel/Digital-Control-Part,283210180,Verilog,Digital-Control-Part,6,1,2022-04-25 13:13:23+00:00,[],None
181,https://github.com/bulicp/QLM_w6q4.git,2020-07-24 17:34:54+00:00,,0,bulicp/QLM_w6q4,282280359,Verilog,QLM_w6q4,3,1,2021-05-13 23:11:24+00:00,[],None
182,https://github.com/bulicp/QLM_w6q6.git,2020-07-24 17:36:05+00:00,,0,bulicp/QLM_w6q6,282280602,Verilog,QLM_w6q6,3,1,2021-05-13 23:10:57+00:00,[],None
183,https://github.com/rbarzic/platform_nangate45.git,2020-07-16 09:27:47+00:00,"The directory flow/platforms/nangate45 from OpenROAD-flow, standalone, to avoid including the full OpenRoad-flow as a submodule ",2,rbarzic/platform_nangate45,280111632,Verilog,platform_nangate45,1715,1,2023-05-16 07:34:06+00:00,[],None
184,https://github.com/jacky860226/buffer_and_splitter_insertion.git,2020-07-28 04:05:50+00:00,,0,jacky860226/buffer_and_splitter_insertion,283094994,Verilog,buffer_and_splitter_insertion,2051,1,2022-06-28 08:42:00+00:00,[],None
185,https://github.com/bulicp/ELM_Mitchw4_v2.git,2020-07-06 13:04:12+00:00,,0,bulicp/ELM_Mitchw4_v2,277543623,Verilog,ELM_Mitchw4_v2,6,1,2021-05-13 23:14:28+00:00,[],https://api.github.com/licenses/bsd-3-clause
186,https://github.com/bulicp/ELM_Mitchw5.git,2020-07-06 13:04:51+00:00,,0,bulicp/ELM_Mitchw5,277543768,Verilog,ELM_Mitchw5,6,1,2021-05-13 23:14:33+00:00,[],https://api.github.com/licenses/bsd-3-clause
187,https://github.com/KevinLikesDringCoffe/FPGA-AES-encryptor.git,2020-07-16 12:39:07+00:00,"AES processor impelmented by Verilog. This processor can run at the frequency of 100MHz and take 10 cycles to encrypt an 128-bit plain text.The processor uses several simple commands and state bits to input, encrypt and output the data.",0,KevinLikesDringCoffe/FPGA-AES-encryptor,280150541,Verilog,FPGA-AES-encryptor,12,1,2021-05-02 04:52:30+00:00,[],None
188,https://github.com/standardsemiconductor/VELDT-blinker-verilog.git,2020-07-12 12:42:13+00:00,VELDT blinker example with verilog,0,standardsemiconductor/VELDT-blinker-verilog,279062125,Verilog,VELDT-blinker-verilog,5,1,2022-04-30 01:05:23+00:00,"['veldt', 'verilog']",https://api.github.com/licenses/mit
189,https://github.com/Wenator04/VE370-Projects.git,2020-07-08 16:58:28+00:00,UMJI-VE370 Project,0,Wenator04/VE370-Projects,278146639,Verilog,VE370-Projects,22,1,2023-01-28 12:31:57+00:00,[],None
190,https://github.com/debtanu09/des_crypto.git,2020-07-13 12:12:22+00:00,This is the verilog implementation of DES cryptography,0,debtanu09/des_crypto,279292980,Verilog,des_crypto,32,1,2022-04-17 21:57:18+00:00,[],https://api.github.com/licenses/mit
191,https://github.com/bulicp/MITCH_TRUNC_W8.git,2020-07-06 13:09:53+00:00,,0,bulicp/MITCH_TRUNC_W8,277544953,Verilog,MITCH_TRUNC_W8,5,1,2021-05-13 23:18:23+00:00,[],https://api.github.com/licenses/bsd-3-clause
192,https://github.com/ngoductuanlhp/lsi.git,2020-07-24 09:51:29+00:00,,0,ngoductuanlhp/lsi,282182880,Verilog,lsi,440,1,2022-04-28 19:01:56+00:00,[],None
193,https://github.com/austinjonathan1/TrafficLightController.git,2020-07-23 19:32:18+00:00,https://docs.google.com/document/d/1rfYb7Du-WXwYcfZF7RbRhtLpJEM_ucXY1NiIlWXYLaE/edit?usp=sharing,1,austinjonathan1/TrafficLightController,282038830,Verilog,TrafficLightController,3,1,2021-12-11 09:29:28+00:00,[],None
194,https://github.com/futuretech6/Org2048.git,2020-07-09 13:52:53+00:00,"2048 game on SWORD, final project of Computer Organization 2020 Summer ZJU",0,futuretech6/Org2048,278378286,Verilog,Org2048,421,1,2022-06-29 08:40:29+00:00,[],None
195,https://github.com/dixilo/axi_sitcp.git,2020-07-28 07:39:29+00:00,SiTCP wrapper,1,dixilo/axi_sitcp,283137723,Verilog,axi_sitcp,18,1,2022-06-15 09:48:35+00:00,[],None
196,https://github.com/Efinix-Inc/ip.git,2020-07-24 01:05:24+00:00,This repo has some building blocks for various functions in Verilog HDL. ,2,Efinix-Inc/ip,282089999,Verilog,ip,25,1,2022-03-28 18:13:43+00:00,[],https://api.github.com/licenses/mit
197,https://github.com/y1ny/color_reconginze.git,2020-07-26 11:28:58+00:00,a vivado project for Xilinx Summer School,0,y1ny/color_reconginze,282635728,Verilog,color_reconginze,1779,1,2022-09-27 08:41:10+00:00,[],None
198,https://github.com/Senbon-Sakura/SparseCNN.git,2020-06-28 06:19:41+00:00,Implement Hardware Controller for CNN accelerator based on ReRAM,0,Senbon-Sakura/SparseCNN,275520769,Verilog,SparseCNN,16,1,2023-11-06 12:57:37+00:00,[],https://api.github.com/licenses/gpl-3.0
199,https://github.com/tanvir-jewel/CMOS_Circuits_Verilog.git,2020-07-20 18:14:34+00:00,,0,tanvir-jewel/CMOS_Circuits_Verilog,281192835,Verilog,CMOS_Circuits_Verilog,3,1,2022-07-13 10:10:32+00:00,[],None
200,https://github.com/YousufMoiz/Pipelined-RISCV-Processor.git,2020-07-21 09:59:30+00:00,"This was a project for my course 'Computer Architecture' in which we first designed and tested a single cycle RISC-V processor and then converted it to a pipelined one with complete hazard detection. At the moment, it supports only a subset of the RISC-V instructions which are add, addi, sub, beq, blt, ld and sd. The coding of the processor was done on Verilog and the processor was simulated on ModelSim.",0,YousufMoiz/Pipelined-RISCV-Processor,281360908,Verilog,Pipelined-RISCV-Processor,30,1,2022-12-10 10:45:42+00:00,[],None
201,https://github.com/hamsboy/UW-AES-Engine.git,2020-07-06 06:29:15+00:00,,0,hamsboy/UW-AES-Engine,277460688,Verilog,UW-AES-Engine,102,1,2020-12-19 21:20:26+00:00,[],None
202,https://github.com/bulicp/rad4_16bit.git,2020-07-06 13:12:38+00:00,,0,bulicp/rad4_16bit,277545621,Verilog,rad4_16bit,10,1,2021-05-13 23:17:06+00:00,[],https://api.github.com/licenses/bsd-3-clause
203,https://github.com/taleman1997/Digital_lab_3.git,2020-07-24 08:40:40+00:00,FPGA programming,0,taleman1997/Digital_lab_3,282168195,Verilog,Digital_lab_3,3343,1,2020-08-04 15:49:54+00:00,[],None
204,https://github.com/gx14ac/transistor.git,2020-07-13 11:02:30+00:00,from transistor,1,gx14ac/transistor,279278326,Verilog,transistor,216,1,2022-03-11 02:00:15+00:00,[],None
205,https://github.com/yang-mingyang/MIPS-54-Dynamic-Pipeline.git,2020-07-17 03:08:51+00:00,@tongji-cs class project,0,yang-mingyang/MIPS-54-Dynamic-Pipeline,280313933,Verilog,MIPS-54-Dynamic-Pipeline,12,1,2023-11-28 03:09:38+00:00,[],None
206,https://github.com/MonostableLSD/Thermal-imaging-simple-gesture-recognition-on-SEA-board.git,2020-07-28 11:29:22+00:00,,0,MonostableLSD/Thermal-imaging-simple-gesture-recognition-on-SEA-board,283192353,Verilog,Thermal-imaging-simple-gesture-recognition-on-SEA-board,4,1,2023-12-27 09:53:00+00:00,[],https://api.github.com/licenses/mit
207,https://github.com/mcjtag/fpga_basic.git,2020-07-11 15:57:02+00:00,FPGA basic digital devices,0,mcjtag/fpga_basic,278894077,Verilog,fpga_basic,10,1,2021-12-20 20:16:27+00:00,[],https://api.github.com/licenses/mit
208,https://github.com/kadirhzrc/single-cycle-datapath-with-complex-instructions.git,2020-07-25 15:48:05+00:00,Single-cycle datapath implemented in Verilog with new complex instructions,0,kadirhzrc/single-cycle-datapath-with-complex-instructions,282474831,Verilog,single-cycle-datapath-with-complex-instructions,2159,1,2021-05-13 22:44:33+00:00,[],None
209,https://github.com/vtsal/NewHope.git,2020-07-14 20:26:15+00:00,NewHope512cpa Version 1.0.2 KEM,0,vtsal/NewHope,279686034,Verilog,NewHope,49,1,2021-02-04 03:43:55+00:00,[],None
210,https://github.com/XU-99/ONE.git,2020-07-17 13:24:47+00:00,,0,XU-99/ONE,280430569,Verilog,ONE,7368,1,2022-10-25 01:16:59+00:00,[],https://api.github.com/licenses/mit
211,https://github.com/chinmay-khartadkar/VSD-Static-Timing-analysis-II.git,2020-07-09 08:51:13+00:00,,1,chinmay-khartadkar/VSD-Static-Timing-analysis-II,278312659,Verilog,VSD-Static-Timing-analysis-II,583,1,2022-03-13 14:04:19+00:00,[],https://api.github.com/licenses/mit
212,https://github.com/ferhatsirin/MIPS-Single-Cycle-Processor.git,2020-06-27 15:18:33+00:00,MIPS Processor,0,ferhatsirin/MIPS-Single-Cycle-Processor,275398281,Verilog,MIPS-Single-Cycle-Processor,755,1,2022-07-05 18:51:45+00:00,[],None
213,https://github.com/akilystic/Verilog.git,2020-07-03 07:15:41+00:00,,0,akilystic/Verilog,276834038,Verilog,Verilog,5,1,2020-07-09 18:36:22+00:00,[],None
214,https://github.com/clairelin23/Computer-System-with-Verilog.git,2020-07-06 19:57:31+00:00,A mix of behavioral and gate level model of a bare minimum computer system and its custom instruction set,0,clairelin23/Computer-System-with-Verilog,277636300,Verilog,Computer-System-with-Verilog,1141,1,2020-07-06 20:04:51+00:00,[],None
215,https://github.com/saurabh-ctrl/Verilog_UART.git,2020-07-07 07:33:02+00:00,This consist of the verilog rtl code for UART.,0,saurabh-ctrl/Verilog_UART,277748423,Verilog,Verilog_UART,132,1,2020-07-14 12:53:59+00:00,[],None
216,https://github.com/tsubasa123/Design-of-dual-port-SRAM-.git,2020-06-29 12:24:18+00:00,,1,tsubasa123/Design-of-dual-port-SRAM-,275807342,Verilog,Design-of-dual-port-SRAM-,2,1,2020-06-29 12:45:15+00:00,[],None
217,https://github.com/Narixius/mips-single-cycle-processor.git,2020-07-07 21:16:37+00:00,,0,Narixius/mips-single-cycle-processor,277923833,Verilog,mips-single-cycle-processor,5,1,2023-03-07 16:50:12+00:00,[],None
218,https://github.com/aniket0511/Asynchronous-FIFO-Buffer.git,2020-07-27 22:48:31+00:00,,0,aniket0511/Asynchronous-FIFO-Buffer,283034945,Verilog,Asynchronous-FIFO-Buffer,1310,1,2022-04-05 11:22:02+00:00,[],None
219,https://github.com/franklinthony/food-machine.git,2020-07-10 16:50:44+00:00,Projeto de uma máquina de lanche desenvolvido como atividade final da disciplina Circuitos Lógicos II.,2,franklinthony/food-machine,278686648,Verilog,food-machine,34,1,2023-03-25 16:24:11+00:00,"['verilog-project', 'verilog-code', 'food-machine', 'academic-project']",None
220,https://github.com/TomHuangsrc/FECON.git,2020-07-15 09:17:07+00:00,,0,TomHuangsrc/FECON,279822267,Verilog,FECON,13516,1,2021-12-21 08:38:23+00:00,[],
221,https://github.com/QuickLogic-Corp/s3-gateware.git,2020-07-22 18:34:18+00:00,Gateware (HDL IPs) for EOS S3 MCU+eFPGA SoC,3,QuickLogic-Corp/s3-gateware,281754994,Verilog,s3-gateware,19119,1,2021-06-22 21:27:38+00:00,[],None
222,https://github.com/bulicp/LOBOq2_12bit_1C_v2.git,2020-07-06 13:08:15+00:00,,0,bulicp/LOBOq2_12bit_1C_v2,277544552,Verilog,LOBOq2_12bit_1C_v2,6,1,2021-05-13 23:18:45+00:00,[],https://api.github.com/licenses/bsd-3-clause
223,https://github.com/bulicp/R4ABM1p14.git,2020-07-06 13:10:33+00:00,,0,bulicp/R4ABM1p14,277545121,Verilog,R4ABM1p14,6,1,2021-05-13 23:17:45+00:00,[],https://api.github.com/licenses/bsd-3-clause
224,https://github.com/bulicp/rad4_exact_mult.git,2020-07-06 13:13:09+00:00,,0,bulicp/rad4_exact_mult,277545727,Verilog,rad4_exact_mult,6,1,2021-05-13 23:16:55+00:00,[],https://api.github.com/licenses/bsd-3-clause
225,https://github.com/alexazon/verilog_gtkwave_template.git,2020-07-17 11:40:33+00:00,,0,alexazon/verilog_gtkwave_template,280409190,Verilog,verilog_gtkwave_template,4,1,2022-07-21 10:29:17+00:00,[],None
226,https://github.com/SYangChen/MIPS-CPU.git,2020-07-16 15:59:54+00:00,"Design basic、Pipelined CPU with ALU, third edition divider, Barrel Shifter, and HiLo register, Multiplexer and so on.",0,SYangChen/MIPS-CPU,280196933,Verilog,MIPS-CPU,12170,1,2022-04-29 22:51:00+00:00,[],https://api.github.com/licenses/mit
227,https://github.com/mtahna/hdl_ecc.git,2020-07-23 10:12:46+00:00,,1,mtahna/hdl_ecc,281918157,Verilog,hdl_ecc,31,1,2023-04-06 09:20:25+00:00,[],None
228,https://github.com/liyg1998/LDPC-encode.git,2020-07-03 08:22:28+00:00,,2,liyg1998/LDPC-encode,276847269,Verilog,LDPC-encode,1452,1,2022-08-04 14:42:16+00:00,[],None
229,https://github.com/bulicp/unsigned_mult.git,2020-07-06 13:14:00+00:00,,0,bulicp/unsigned_mult,277545903,Verilog,unsigned_mult,3,1,2021-05-13 23:16:19+00:00,[],https://api.github.com/licenses/bsd-3-clause
230,https://github.com/bulicp/ASROBA.git,2020-07-06 13:01:15+00:00,,0,bulicp/ASROBA,277542958,Verilog,ASROBA,4,1,2021-05-13 23:13:33+00:00,[],https://api.github.com/licenses/bsd-3-clause
231,https://github.com/PyFive-RISC-V/VexRiscv-netlist.git,2020-07-07 23:03:31+00:00,,1,PyFive-RISC-V/VexRiscv-netlist,277939870,Verilog,VexRiscv-netlist,104,1,2021-08-26 01:30:33+00:00,[],None
232,https://github.com/Timmmm/cybersquid.git,2020-07-13 10:09:12+00:00,SUMP-compatible logic analyser for the iCE40 Stick,1,Timmmm/cybersquid,279267174,Verilog,cybersquid,4793,1,2022-04-14 17:16:46+00:00,[],None
233,https://github.com/Abhay-Rj/RV_SingleCycle.git,2020-06-25 05:50:35+00:00,Single Cycle RV32I Implementation,1,Abhay-Rj/RV_SingleCycle,274839473,Verilog,RV_SingleCycle,34,1,2020-06-28 14:46:01+00:00,[],https://api.github.com/licenses/gpl-3.0
234,https://github.com/bulicp/R4ABM2p14.git,2020-07-06 13:11:29+00:00,,0,bulicp/R4ABM2p14,277545344,Verilog,R4ABM2p14,6,1,2021-05-13 23:17:22+00:00,[],https://api.github.com/licenses/bsd-3-clause
235,https://github.com/AustinLiu01/FPGA_Game.git,2020-07-10 13:52:25+00:00,this is a game about poke a mole which is created in Verilog HDL,0,AustinLiu01/FPGA_Game,278646117,Verilog,FPGA_Game,111,1,2022-04-21 03:54:36+00:00,[],None
236,https://github.com/selvaruban-johnson/Asynchronous_FIFO.git,2020-07-17 11:55:18+00:00,,0,selvaruban-johnson/Asynchronous_FIFO,280412101,Verilog,Asynchronous_FIFO,3,1,2020-07-17 11:59:41+00:00,[],None
237,https://github.com/lclee0577/dual-cam.git,2020-07-18 02:17:52+00:00,dual cam ov5640 ,1,lclee0577/dual-cam,280564340,Verilog,dual-cam,5813,1,2020-07-19 08:22:31+00:00,[],None
238,https://github.com/Yuzhe-Fu/SM4-verilog.git,2020-07-28 15:28:25+00:00,Use Verilog to achieve SM4 algorithm,0,Yuzhe-Fu/SM4-verilog,283253008,Verilog,SM4-verilog,12,1,2021-06-18 00:54:31+00:00,[],None
239,https://github.com/Sung-DaTsai/Pipelined_MIPS.git,2020-07-04 03:53:44+00:00,Digital System Design Final Project,0,Sung-DaTsai/Pipelined_MIPS,277034177,Verilog,Pipelined_MIPS,8,1,2020-07-04 08:00:35+00:00,[],None
240,https://github.com/bsg-idea/bsg_openroad_flow_tests.git,2020-07-03 09:50:21+00:00,,0,bsg-idea/bsg_openroad_flow_tests,276865613,Verilog,bsg_openroad_flow_tests,236,1,2020-07-09 15:25:55+00:00,[],https://api.github.com/licenses/bsd-3-clause
241,https://github.com/johnnyw66/cordic.git,2020-07-24 19:54:10+00:00,COordinate Rotation DIgital Computer),1,johnnyw66/cordic,282304593,Verilog,cordic,80,1,2022-01-07 21:52:25+00:00,[],None
242,https://github.com/bulicp/QLM_w6q8.git,2020-07-24 17:37:04+00:00,,0,bulicp/QLM_w6q8,282280805,Verilog,QLM_w6q8,4,1,2021-05-13 23:10:42+00:00,[],None
243,https://github.com/Dolp/The-OpenROAD-Project.git,2020-07-08 11:26:43+00:00,,0,Dolp/The-OpenROAD-Project,278070669,Verilog,The-OpenROAD-Project,97890,1,2021-11-03 12:29:15+00:00,[],
244,https://github.com/OpenROAD-Cloud/aes.git,2020-06-25 23:59:46+00:00,Running AES on OpenROAD Cloud,7,OpenROAD-Cloud/aes,275038622,Verilog,aes,11,1,2021-05-13 23:15:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
245,https://github.com/gunu9441/Matrix.git,2020-07-04 08:18:04+00:00,Matrix caculation program using verilog,0,gunu9441/Matrix,277068807,Verilog,Matrix,46,1,2020-07-25 02:27:24+00:00,[],None
246,https://github.com/STjurny/BasicUART.git,2020-06-29 06:02:00+00:00,Small light-weight implementation of UART in Verilog.,1,STjurny/BasicUART,275744352,Verilog,BasicUART,62,1,2023-10-24 12:39:41+00:00,"['verilog', 'uart', 'uart-verilog', 'fpga', 'ice40', 'tinyfpga', 'alchitry', 'serialport']",None
247,https://github.com/TianheWu/Principles-of-Computer-Architecture-3-Homework.git,2020-07-13 02:22:10+00:00,"P1 is Single cycle data path, P2 is Multi-cycle data path, P3 has interrupted request based on P2. ",0,TianheWu/Principles-of-Computer-Architecture-3-Homework,279188580,Verilog,Principles-of-Computer-Architecture-3-Homework,7741,1,2020-07-13 02:36:21+00:00,[],None
248,https://github.com/spdy1895/hdl_repo.git,2020-07-16 18:17:41+00:00,this repo contains hdl codes for digital circuits.,1,spdy1895/hdl_repo,280226488,Verilog,hdl_repo,4883,1,2021-02-11 06:14:09+00:00,[],None
249,https://github.com/Saadia-Hassan/Traffic-Light-Controller-Using-FSM.git,2020-07-27 18:32:51+00:00,An automatic traffic light controller is designed and simulated using the concept of Finite State Machine in ModelSim.,0,Saadia-Hassan/Traffic-Light-Controller-Using-FSM,282983443,Verilog,Traffic-Light-Controller-Using-FSM,3,1,2022-06-02 01:12:13+00:00,"['verilog-hdl', 'finite-state-machine', 'sequential-circuits', 'modelsim', 'simulation', 'moore-machine']",None
250,https://github.com/livebinary/S_AES_Decryption.git,2020-07-19 13:19:46+00:00,This Contains Simplified AES Decryption Implementation using Verilog,0,livebinary/S_AES_Decryption,280869700,Verilog,S_AES_Decryption,2,1,2021-03-03 05:52:35+00:00,[],None
251,https://github.com/bulicp/ELM_Mitchw3_old.git,2020-07-06 11:38:23+00:00,,0,bulicp/ELM_Mitchw3_old,277525366,Verilog,ELM_Mitchw3_old,9,1,2021-05-13 23:15:58+00:00,[],None
252,https://github.com/bulicp/ELM_Mitchw2.git,2020-07-06 13:02:09+00:00,,0,bulicp/ELM_Mitchw2,277543166,Verilog,ELM_Mitchw2,6,1,2021-05-13 23:13:47+00:00,[],https://api.github.com/licenses/bsd-3-clause
253,https://github.com/kkamankun/Computer-Architecture.git,2020-06-28 07:46:53+00:00,광운대학교 2020년 3학년 1학기,0,kkamankun/Computer-Architecture,275534196,Verilog,Computer-Architecture,21,1,2022-05-15 06:16:54+00:00,[],None
254,https://github.com/tsubasa123/Btech-Mini-Project-Digital-Designs-with-Verilog-.git,2020-06-29 12:46:58+00:00,,0,tsubasa123/Btech-Mini-Project-Digital-Designs-with-Verilog-,275812984,Verilog,Btech-Mini-Project-Digital-Designs-with-Verilog-,1214,1,2020-06-29 13:20:16+00:00,[],None
255,https://github.com/hoki87/DevInfLib.git,2020-07-01 00:43:26+00:00,Device Interface Library,0,hoki87/DevInfLib,276240398,Verilog,DevInfLib,7087,1,2021-09-16 22:26:54+00:00,[],None
256,https://github.com/bulicp/a_filter_reference_32x32.git,2020-07-23 18:00:34+00:00,,0,bulicp/a_filter_reference_32x32,282021412,Verilog,a_filter_reference_32x32,26,1,2021-05-13 23:11:30+00:00,[],None
257,https://github.com/gnulnulf/Pinball_LEDDMD.git,2020-07-19 16:55:07+00:00,,0,gnulnulf/Pinball_LEDDMD,280909940,Verilog,Pinball_LEDDMD,216,1,2022-10-28 11:12:18+00:00,[],https://api.github.com/licenses/gpl-3.0
258,https://github.com/abhishekchunduri08/8-bit-Microcontroller_Verilog.git,2020-07-19 17:19:42+00:00,,0,abhishekchunduri08/8-bit-Microcontroller_Verilog,280914431,Verilog,8-bit-Microcontroller_Verilog,777,1,2022-01-09 22:38:54+00:00,[],https://api.github.com/licenses/mit
259,https://github.com/xiaoerlang0359/PCIE_EP.git,2020-07-29 13:48:00+00:00,,3,xiaoerlang0359/PCIE_EP,283511139,,PCIE_EP,147524,1,2023-06-22 10:10:29+00:00,[],None
260,https://github.com/amir8610252/amir.git,2020-07-21 06:02:27+00:00,,0,amir8610252/amir,281309599,Verilog,amir,24,1,2022-07-06 17:05:32+00:00,[],None
261,https://github.com/debtanu09/customrisc.git,2020-06-30 06:52:00+00:00,This is the Verilog implementation of custom RISC ISA,0,debtanu09/customrisc,276021305,Verilog,customrisc,44,1,2022-04-17 21:56:41+00:00,[],https://api.github.com/licenses/mit
262,https://github.com/bulicp/HLR_BM2.git,2020-07-06 13:05:43+00:00,,0,bulicp/HLR_BM2,277543962,Verilog,HLR_BM2,6,1,2021-05-13 23:19:24+00:00,[],https://api.github.com/licenses/bsd-3-clause
263,https://github.com/bulicp/ILM_AE.git,2020-07-06 13:06:05+00:00,,0,bulicp/ILM_AE,277544056,Verilog,ILM_AE,4,1,2021-05-13 23:19:11+00:00,[],https://api.github.com/licenses/bsd-3-clause
264,https://github.com/tungdangx3/Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction.git,2020-07-03 08:49:51+00:00,Filter_Image,1,tungdangx3/Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction,276852905,Verilog,Real-Time-Edge-Preserving-Filter-for-Video-Noise-Reduction,346,1,2020-07-03 14:06:16+00:00,[],None
265,https://github.com/MajorCarrot/i2c_implementation.git,2020-07-12 16:56:23+00:00,,0,MajorCarrot/i2c_implementation,279108726,Verilog,i2c_implementation,9,1,2020-07-12 17:07:28+00:00,[],https://api.github.com/licenses/mit
266,https://github.com/SteveLee1999/BUAA_Computer_Architecture_2019.git,2020-07-09 03:32:22+00:00,,0,SteveLee1999/BUAA_Computer_Architecture_2019,278253948,Verilog,BUAA_Computer_Architecture_2019,11297,1,2021-03-27 03:51:09+00:00,[],None
267,https://github.com/duarteroso/vwhirlpool.git,2020-07-15 17:48:56+00:00,Whirlpool hash algorithm in V,0,duarteroso/vwhirlpool,279938229,Verilog,vwhirlpool,38,1,2023-03-09 19:51:53+00:00,"['vlang', 'vlang-module']",https://api.github.com/licenses/bsd-2-clause
268,https://github.com/Akhila96Rao/FPGA-Project.git,2020-07-18 16:52:34+00:00,Projects on FPGA ,0,Akhila96Rao/FPGA-Project,280699398,Verilog,FPGA-Project,1913,1,2021-12-29 15:59:06+00:00,[],https://api.github.com/licenses/gpl-3.0
269,https://github.com/bulicp/a_filter_reference_32x11.git,2020-07-23 17:59:53+00:00,,0,bulicp/a_filter_reference_32x11,282021277,Verilog,a_filter_reference_32x11,6,1,2021-05-13 23:11:45+00:00,[],None
270,https://github.com/deum111/Verilog-Projects-.git,2020-07-16 18:12:49+00:00,This repository contains projects and practice code completed using Verilog HDL.,0,deum111/Verilog-Projects-,280225494,Verilog,Verilog-Projects-,26202,1,2020-08-18 22:22:03+00:00,[],None
271,https://github.com/dajoariando/NMR_Course_PCBv1_2020_Quartus.git,2020-07-16 21:46:34+00:00,,0,dajoariando/NMR_Course_PCBv1_2020_Quartus,280265172,Verilog,NMR_Course_PCBv1_2020_Quartus,2574,1,2022-06-16 06:19:27+00:00,[],None
272,https://github.com/tsubasa123/Verilog.git,2020-06-29 11:11:32+00:00,,0,tsubasa123/Verilog,275789735,Verilog,Verilog,130,1,2020-06-29 13:20:08+00:00,[],None
273,https://github.com/bulicp/MITCH.git,2020-07-06 13:08:59+00:00,,0,bulicp/MITCH,277544730,Verilog,MITCH,6,1,2021-05-13 23:18:05+00:00,[],https://api.github.com/licenses/bsd-3-clause
274,https://github.com/bulicp/QLM_w6q5.git,2020-07-24 17:35:39+00:00,,0,bulicp/QLM_w6q5,282280519,Verilog,QLM_w6q5,3,1,2021-05-13 23:11:05+00:00,[],None
275,https://github.com/bulicp/QLM_w6q7.git,2020-07-24 17:36:36+00:00,,0,bulicp/QLM_w6q7,282280699,Verilog,QLM_w6q7,3,1,2021-05-13 23:10:46+00:00,[],None
276,https://github.com/mao-karin/return-and-earn-on-FPGA.git,2020-07-25 04:31:57+00:00,This project is designed to recycle bottles and earn redeemable points.,0,mao-karin/return-and-earn-on-FPGA,282370616,Verilog,return-and-earn-on-FPGA,530,1,2021-05-06 14:42:22+00:00,[],None
277,https://github.com/tsubasa123/Btech-Final-Year-Project-16-bit-RISC-Processor-.git,2020-06-30 16:13:09+00:00,,0,tsubasa123/Btech-Final-Year-Project-16-bit-RISC-Processor-,276149718,Verilog,Btech-Final-Year-Project-16-bit-RISC-Processor-,1791,1,2020-07-20 15:07:12+00:00,[],None
278,https://github.com/Saadia-Hassan/Real-Time-Clock-Module.git,2020-07-27 18:20:13+00:00,A real time clock module is designed and simulated in ModelSim. The language used is Verilog HDL.,0,Saadia-Hassan/Real-Time-Clock-Module,282980555,Verilog,Real-Time-Clock-Module,3,1,2022-06-02 01:12:44+00:00,"['rtc-module', 'verilog-hdl', 'counters', 'seven-segment-display', 'modelsim', 'simulation', 'testbench']",None
279,https://github.com/bulicp/LOBOq2_10bit_1C_v2.git,2020-07-06 13:07:16+00:00,,0,bulicp/LOBOq2_10bit_1C_v2,277544316,Verilog,LOBOq2_10bit_1C_v2,7,1,2021-05-13 23:18:53+00:00,[],https://api.github.com/licenses/bsd-3-clause
280,https://github.com/Aoun-Hussain/A-Pipelined-RISC-V-Processor.git,2020-07-07 03:57:13+00:00,"This is a public repository for a pipelined RISC-V processor capable of executing bubble sort. The processor consists of a 64 bit ALU with the necessary forwarding circuitry, hazard detection unit, and pipeline flushing to detect control and data hazards in the program.",1,Aoun-Hussain/A-Pipelined-RISC-V-Processor,277711747,Verilog,A-Pipelined-RISC-V-Processor,13,1,2024-01-12 02:49:02+00:00,[],None
281,https://github.com/thesunheart/mips32_zynq.git,2020-07-26 11:12:32+00:00,mips32 based on zynq,0,thesunheart/mips32_zynq,282633137,Verilog,mips32_zynq,30,1,2020-08-01 13:54:16+00:00,[],None
282,https://github.com/jparth1593/Verilog.git,2020-07-05 22:02:30+00:00,verilog example code,0,jparth1593/Verilog,277390410,Verilog,Verilog,10,1,2021-09-30 08:34:13+00:00,[],None
283,https://github.com/happy-huang/SJTU-EI332.git,2020-07-05 15:21:36+00:00,SJTU EI332《计算机组成》实验部分的代码,0,happy-huang/SJTU-EI332,277328424,Verilog,SJTU-EI332,62380,1,2021-04-20 01:16:57+00:00,[],None
284,https://github.com/FBachini/VNFAccel.git,2020-07-21 03:23:29+00:00,,1,FBachini/VNFAccel,281284439,Verilog,VNFAccel,3502,1,2020-07-23 23:29:22+00:00,[],None
285,https://github.com/Justin-Jewei-Lin/Single-cycle-ARM.git,2020-07-17 07:55:04+00:00,A single cycle ARM CPU written in verilog.,0,Justin-Jewei-Lin/Single-cycle-ARM,280363023,Verilog,Single-cycle-ARM,345,1,2020-11-18 09:56:43+00:00,"['verilog', 'cpu']",https://api.github.com/licenses/mit
286,https://github.com/bulicp/ALM10_SOA.git,2020-07-06 12:58:14+00:00,,0,bulicp/ALM10_SOA,277542259,Verilog,ALM10_SOA,5,1,2021-05-13 23:12:39+00:00,[],https://api.github.com/licenses/bsd-3-clause
287,https://github.com/bulicp/ELM_Mitchw4.git,2020-07-06 13:03:41+00:00,,0,bulicp/ELM_Mitchw4,277543493,Verilog,ELM_Mitchw4,6,1,2021-05-13 23:14:16+00:00,[],https://api.github.com/licenses/bsd-3-clause
288,https://github.com/anurag0511/ELM_IP_core.git,2020-07-09 20:39:14+00:00,Digital IP Core for feedforward random projection network.,0,anurag0511/ELM_IP_core,278466058,Verilog,ELM_IP_core,27,1,2022-04-28 00:47:45+00:00,[],https://api.github.com/licenses/gpl-2.0
289,https://github.com/midoamrm/MIPS.git,2020-07-07 05:51:36+00:00,digtal_desien,0,midoamrm/MIPS,277729006,Verilog,MIPS,1031,1,2020-07-07 06:04:08+00:00,[],None
290,https://github.com/azarmadr/usb2.0.git,2020-07-07 05:54:08+00:00,,0,azarmadr/usb2.0,277729457,Verilog,usb2.0,204,1,2022-04-19 22:36:32+00:00,[],None
291,https://github.com/bulicp/ELM_Mitchw3.git,2020-07-06 13:03:08+00:00,,0,bulicp/ELM_Mitchw3,277543372,Verilog,ELM_Mitchw3,6,1,2021-05-13 23:14:01+00:00,[],https://api.github.com/licenses/bsd-3-clause
292,https://github.com/bulicp/R4ABM1p16.git,2020-07-06 13:11:00+00:00,,0,bulicp/R4ABM1p16,277545240,Verilog,R4ABM1p16,6,1,2021-05-13 23:17:38+00:00,[],https://api.github.com/licenses/bsd-3-clause
293,https://github.com/bulicp/ELM3.git,2020-07-06 11:53:36+00:00,ELM3,0,bulicp/ELM3,277528600,Verilog,ELM3,33,1,2021-05-13 23:16:08+00:00,[],https://api.github.com/licenses/bsd-3-clause
294,https://github.com/debtanu09/booth_multiplier.git,2020-07-14 06:03:57+00:00,Verilog Implementation of completely parameterized booth multiplier,0,debtanu09/booth_multiplier,279497168,Verilog,booth_multiplier,5,1,2022-04-17 21:57:06+00:00,[],https://api.github.com/licenses/mit
295,https://github.com/GaHoWong/mips32.git,2020-07-16 07:14:14+00:00,mips32,0,GaHoWong/mips32,280081890,Verilog,mips32,697,1,2020-07-22 10:01:28+00:00,[],None
296,https://github.com/sebastien-riou/DryGASCON-LWC-API.git,2020-07-18 09:19:04+00:00,Hardware implementation of DryGASCON128 compliant with NIST's LWC competition hardware API,0,sebastien-riou/DryGASCON-LWC-API,280622697,Verilog,DryGASCON-LWC-API,88,1,2020-09-23 08:00:18+00:00,[],https://api.github.com/licenses/apache-2.0
297,https://github.com/MiSTer-devel/TomyScramble_MiSTer.git,2020-07-17 08:34:56+00:00,MiSTer Port of Tomy Scramble Game,2,MiSTer-devel/TomyScramble_MiSTer,280371615,Verilog,TomyScramble_MiSTer,2580,1,2022-06-17 12:01:28+00:00,[],https://api.github.com/licenses/gpl-2.0
298,https://github.com/gaz68/Arcade-DonkeyKong3_MiSTer_WIP.git,2020-07-14 22:36:11+00:00,Donkey Kong 3 arcade core for MiSTer (Work in progress),2,gaz68/Arcade-DonkeyKong3_MiSTer_WIP,279707117,Verilog,Arcade-DonkeyKong3_MiSTer_WIP,1065,1,2021-06-06 17:59:13+00:00,[],None
299,https://github.com/Blinkinlabs/upduino_micromatrix.git,2020-06-25 19:17:51+00:00,,0,Blinkinlabs/upduino_micromatrix,274996794,Verilog,upduino_micromatrix,1702,1,2021-01-22 18:44:41+00:00,[],None
300,https://github.com/fy111111/mips-cpu.git,2020-07-12 12:18:00+00:00,cpu单周期Verilog,0,fy111111/mips-cpu,279058132,,mips-cpu,11,0,2022-04-17 06:07:24+00:00,[],None
301,https://github.com/JCScheunemann/Multiplier-.git,2020-07-13 03:46:02+00:00,,0,JCScheunemann/Multiplier-,279203477,Verilog,Multiplier-,8917,0,2020-07-13 03:47:19+00:00,[],None
302,https://github.com/exyorha/alto.git,2020-07-24 05:09:57+00:00,An incomplete implementation of Xerox Alto in Verilog.,0,exyorha/alto,282128462,Verilog,alto,90,0,2020-07-24 05:10:58+00:00,[],https://api.github.com/licenses/bsd-3-clause
303,https://github.com/Waxpple/2d_cellular_automata.git,2020-07-06 12:04:31+00:00,,0,Waxpple/2d_cellular_automata,277530805,Verilog,2d_cellular_automata,650,0,2020-07-07 03:53:17+00:00,[],None
304,https://github.com/HongWei-C/Verilog-learning.git,2020-07-25 02:32:40+00:00,use for learning verilog,0,HongWei-C/Verilog-learning,282355591,Verilog,Verilog-learning,22965,0,2020-08-25 09:48:47+00:00,[],None
305,https://github.com/MahdiHma/computer_arch_project.git,2020-07-28 13:54:57+00:00,,0,MahdiHma/computer_arch_project,283227432,Verilog,computer_arch_project,1696,0,2020-07-28 13:58:47+00:00,[],None
306,https://github.com/mustard-seed/verilog_practice.git,2020-07-29 20:09:27+00:00,Solutions and pratices for select problems from HDLbits,0,mustard-seed/verilog_practice,283592749,Verilog,verilog_practice,4,0,2021-10-08 19:58:12+00:00,[],None
307,https://github.com/CharlotteGore/Codename-Mary.git,2020-07-28 20:54:44+00:00,A Custom Chip for a Custom Computer,0,CharlotteGore/Codename-Mary,283325818,Verilog,Codename-Mary,11,0,2020-07-28 20:59:12+00:00,[],None
308,https://github.com/lhxxh/ece-411.git,2020-06-30 03:09:40+00:00,,0,lhxxh/ece-411,275983921,Verilog,ece-411,3735,0,2020-06-30 03:42:26+00:00,[],None
309,https://github.com/h20190123/RV32I_multicycle.git,2020-07-22 17:40:44+00:00,,0,h20190123/RV32I_multicycle,281744029,Verilog,RV32I_multicycle,9,0,2020-07-22 18:50:32+00:00,[],None
310,https://github.com/manishagh/Dynamic-memory-allocation-in-FPGA.git,2020-07-15 03:46:48+00:00,,0,manishagh/Dynamic-memory-allocation-in-FPGA,279756306,Verilog,Dynamic-memory-allocation-in-FPGA,346,0,2020-07-15 03:49:27+00:00,[],None
311,https://github.com/UEC2-Pong/PONG_game.git,2020-07-08 10:33:55+00:00,,0,UEC2-Pong/PONG_game,278060663,Verilog,PONG_game,339113,0,2020-09-17 11:15:54+00:00,[],None
312,https://github.com/saisowjanyab/FPGA-double-precision-floating-point-adder.git,2020-07-08 05:31:14+00:00,,0,saisowjanyab/FPGA-double-precision-floating-point-adder,277998377,Verilog,FPGA-double-precision-floating-point-adder,3,0,2020-07-08 05:32:50+00:00,[],https://api.github.com/licenses/mit
313,https://github.com/AlejandroRNatal/ARM_Arch_Microprocessor.git,2020-07-21 12:52:46+00:00,ARM architecture design for a potential microprocessor using Asynchronous accessed RAM,0,AlejandroRNatal/ARM_Arch_Microprocessor,281397225,Verilog,ARM_Arch_Microprocessor,77,0,2022-03-08 03:33:12+00:00,[],None
314,https://github.com/gruhayn/CPU-Design.git,2020-07-21 17:07:30+00:00,,0,gruhayn/CPU-Design,281457495,Verilog,CPU-Design,6633,0,2020-07-21 17:15:55+00:00,[],None
315,https://github.com/jianfengtony/risc_vt.git,2020-07-20 16:42:51+00:00,,0,jianfengtony/risc_vt,281172670,Verilog,risc_vt,10327,0,2020-07-20 17:17:42+00:00,[],https://api.github.com/licenses/gpl-3.0
316,https://github.com/fyhMer/typing-game.git,2020-07-23 04:52:44+00:00,Experiments in Digital Logical Circuits (2019 Autumn) course project,0,fyhMer/typing-game,281853871,Verilog,typing-game,32952,0,2022-02-21 14:51:21+00:00,[],None
317,https://github.com/KirillovDmitry/Indicator.git,2020-06-26 20:33:28+00:00,,0,KirillovDmitry/Indicator,275242528,Verilog,Indicator,10,0,2020-06-28 17:12:12+00:00,[],None
318,https://github.com/reverie0829/Computer_Organization.git,2020-07-15 05:38:24+00:00,1082_計算機組織,0,reverie0829/Computer_Organization,279774802,Verilog,Computer_Organization,4584,0,2020-07-15 05:40:52+00:00,[],https://api.github.com/licenses/mit
319,https://github.com/inholland-compolab/ForceMeasureFPGA.git,2020-07-10 10:01:37+00:00,,0,inholland-compolab/ForceMeasureFPGA,278600676,Verilog,ForceMeasureFPGA,2998,0,2020-08-25 16:37:46+00:00,[],None
320,https://github.com/ivaniusss/DatapathMulticycle.git,2020-07-17 22:23:39+00:00,,0,ivaniusss/DatapathMulticycle,280536209,Verilog,DatapathMulticycle,1858,0,2020-07-18 00:26:36+00:00,[],None
321,https://github.com/adi286/4_bit_Signed_Calculator.git,2020-07-02 19:45:31+00:00,"The RTL and Schematic below is of 4-bit Signed Calculator. It requires 3 types of inputs such as: Two 4-bit operands One 2-bit Operator and 2-bits for Sign of both the operands. And it gives the Output for 16-bits.    The module  consists of 4 major modules:  > 8-bit Parallel Adder  > 8-bit Subtractor  > 8-bit Multiplier  > 8-bit Divider     For Ex:- Inputs: A=+14(1110), B= -4(0100), Operator- Division  Output: Quo- 11111101(-3) and Rem- 00000010(2)",0,adi286/4_bit_Signed_Calculator,276732307,Verilog,4_bit_Signed_Calculator,75,0,2021-09-07 13:18:03+00:00,[],None
322,https://github.com/rmital589/Excess-3-code-converter-design.git,2020-07-03 05:05:50+00:00,,0,rmital589/Excess-3-code-converter-design,276812096,Verilog,Excess-3-code-converter-design,16,0,2020-07-03 05:07:54+00:00,[],None
323,https://github.com/MinaTahaei/SmartHomeVerilog.git,2020-07-29 12:57:48+00:00,Iran University of Science and Technology- Computer Aided Design project- SmartHome system using Verilog,0,MinaTahaei/SmartHomeVerilog,283499435,Verilog,SmartHomeVerilog,55,0,2020-07-31 19:26:51+00:00,[],None
324,https://github.com/nnikolov3/582.git,2020-07-12 21:23:38+00:00,projects for ece582,0,nnikolov3/582,279150306,Verilog,582,7989,0,2020-08-10 00:18:29+00:00,[],None
325,https://github.com/scottmj3/Data_Logging_Su20.git,2020-07-30 21:47:16+00:00,,0,scottmj3/Data_Logging_Su20,283883100,,Data_Logging_Su20,2233,0,2020-08-20 16:40:14+00:00,[],None
326,https://github.com/sykwer/4way-switch.git,2020-07-19 08:25:46+00:00,,0,sykwer/4way-switch,280823443,Verilog,4way-switch,7,0,2022-02-08 01:21:09+00:00,[],None
327,https://github.com/lys201j333/Xilinx-School-2020-CPU-making.git,2020-07-26 06:17:38+00:00,,1,lys201j333/Xilinx-School-2020-CPU-making,282589101,Verilog,Xilinx-School-2020-CPU-making,32,0,2020-08-04 01:41:03+00:00,[],None
328,https://github.com/strong-Ting/ICDC_2019_univ.git,2020-07-21 05:08:57+00:00,,0,strong-Ting/ICDC_2019_univ,281300982,Verilog,ICDC_2019_univ,12475,0,2021-06-26 15:22:37+00:00,[],None
329,https://github.com/hsiehong/DIC.git,2020-07-28 05:56:00+00:00,DIC prac in 2020 summer,0,hsiehong/DIC,283114638,Verilog,DIC,2,0,2020-08-18 03:12:44+00:00,[],None
330,https://github.com/gurmanstoor/Simple-Ipod.git,2020-07-26 08:42:32+00:00,"Created a simple ipod on a De1-Soc using verilog,  assembly and picoblaze. This ipod was able to read flash memory to play a .jic song file. It was also configured to take input from an attached keyboard to play, pause and change forwards and backwards direction. Switches from the De1 were able to speed up, slow down and reset the speed of the song being played.",0,gurmanstoor/Simple-Ipod,282610247,Verilog,Simple-Ipod,2376,0,2020-07-26 08:55:31+00:00,[],None
331,https://github.com/rwang5688/task_execution_pipeline_aws.git,2020-07-28 19:37:13+00:00,Task Execution Pipeline for processing various static analysis tasks running on AWS.,0,rwang5688/task_execution_pipeline_aws,283309954,Verilog,task_execution_pipeline_aws,73927,0,2021-12-19 03:15:34+00:00,[],https://api.github.com/licenses/apache-2.0
332,https://github.com/Alavas/EBVC.git,2020-07-12 02:34:41+00:00,Eight-Bit Verilog Computer,0,Alavas/EBVC,278977426,Verilog,EBVC,2431,0,2020-08-30 23:58:34+00:00,[],https://api.github.com/licenses/mit
333,https://github.com/gaochaousc/Intel_HitGraph.git,2020-06-27 01:45:03+00:00,,0,gaochaousc/Intel_HitGraph,275280330,Verilog,Intel_HitGraph,161,0,2020-06-27 01:59:12+00:00,[],None
334,https://github.com/shimoni-296/Single-Cycle-MIPS.git,2020-07-14 08:11:53+00:00,Single Cycle MIPS with integer and floating point operations,0,shimoni-296/Single-Cycle-MIPS,279523613,Verilog,Single-Cycle-MIPS,634,0,2020-07-14 08:13:35+00:00,[],None
335,https://github.com/Computer-Architecture-I-UIS/the-processor-maryteam.git,2020-07-16 13:11:13+00:00,the-processor-maryteam created by GitHub Classroom,0,Computer-Architecture-I-UIS/the-processor-maryteam,280157422,Verilog,the-processor-maryteam,1177,0,2021-10-02 22:42:45+00:00,[],None
336,https://github.com/ajaykatoch1/Verilog_Turn_Signal_Controller.git,2020-07-16 17:14:31+00:00,This project is for my digital logic course. We created a turn signal controller for a ford mustang's tail and forward lights. We used Verilog and Vivado to create this and implemented the functionality on an Xilinx FPGA. ,0,ajaykatoch1/Verilog_Turn_Signal_Controller,280213176,Verilog,Verilog_Turn_Signal_Controller,4,0,2020-07-16 17:26:25+00:00,[],None
337,https://github.com/ajaykatoch1/Verilog_Vending_Machine_FSM.git,2020-07-16 17:22:19+00:00,In this project I created a vending machine program by utilizing Verilog and Vivado. The core design of the datapath was achieved through a finite state machine with multiple states based on user input to the machine. The resulting iutouts were then implemented on an Xilinx FPGA.,0,ajaykatoch1/Verilog_Vending_Machine_FSM,280214864,Verilog,Verilog_Vending_Machine_FSM,5,0,2020-07-16 17:26:08+00:00,[],None
338,https://github.com/Waxpple/OV7670_DE2_115_ILI9341_project.git,2020-07-15 04:44:32+00:00,,0,Waxpple/OV7670_DE2_115_ILI9341_project,279765906,Verilog,OV7670_DE2_115_ILI9341_project,3803,0,2022-08-07 09:09:18+00:00,[],None
339,https://github.com/unal-edigital1-2020-1/wp2-simulacion-captura-grupo-01.git,2020-06-27 19:05:47+00:00,wp2-simulacion-captura-grupo-01 created by GitHub Classroom,1,unal-edigital1-2020-1/wp2-simulacion-captura-grupo-01,275436660,Verilog,wp2-simulacion-captura-grupo-01,1531,0,2020-07-15 01:42:47+00:00,[],None
340,https://github.com/Reef200/information-mapper.git,2020-06-27 15:12:17+00:00,Information mapping to control data flow.,0,Reef200/information-mapper,275397101,Verilog,information-mapper,100,0,2022-01-25 08:57:28+00:00,[],None
341,https://github.com/suburaaj/Implementation-of-the-CORDIC-Algorithm.git,2020-07-04 15:51:00+00:00,,0,suburaaj/Implementation-of-the-CORDIC-Algorithm,277140206,Verilog,Implementation-of-the-CORDIC-Algorithm,1667,0,2020-07-04 15:53:05+00:00,[],None
342,https://github.com/SengHwee/Machine_Learning_For_State_Register_Identification.git,2020-07-10 11:08:20+00:00,Bachelor's Thesis,0,SengHwee/Machine_Learning_For_State_Register_Identification,278613196,Verilog,Machine_Learning_For_State_Register_Identification,48057,0,2020-07-10 11:11:51+00:00,[],None
343,https://github.com/solvex123/cross_bar_rtl_configurable_testbench.git,2020-06-27 06:45:51+00:00,Xilinx Arty7 based ARM Cortex SoC-System On Chip and Simulation/Testbench,0,solvex123/cross_bar_rtl_configurable_testbench,275315854,Verilog,cross_bar_rtl_configurable_testbench,14,0,2020-07-05 17:26:30+00:00,[],None
344,https://github.com/mahdifarzadi/CA_CPU.git,2020-06-30 19:29:05+00:00,,1,mahdifarzadi/CA_CPU,276190443,Verilog,CA_CPU,240917,0,2020-08-03 20:24:29+00:00,[],None
345,https://github.com/Yuhung-Huang/DIC_HW3.git,2020-07-01 09:12:18+00:00,,0,Yuhung-Huang/DIC_HW3,276331115,Verilog,DIC_HW3,1043,0,2020-07-03 08:16:20+00:00,[],None
346,https://github.com/hou602630036/HDL.git,2020-06-30 08:50:53+00:00,,0,hou602630036/HDL,276046770,Verilog,HDL,33,0,2020-07-29 04:10:07+00:00,[],None
347,https://github.com/rmital589/FitBit-.git,2020-07-03 05:09:33+00:00,,0,rmital589/FitBit-,276812588,Verilog,FitBit-,42,0,2020-07-03 05:12:36+00:00,[],None
348,https://github.com/ETU-Lake/aes_engine.git,2020-07-05 12:37:03+00:00,,0,ETU-Lake/aes_engine,277299074,Verilog,aes_engine,128,0,2020-08-09 21:03:40+00:00,[],https://api.github.com/licenses/bsd-3-clause
349,https://github.com/HerlockSholmesm/floating_point_verilog.git,2020-07-01 10:31:33+00:00,verilog project,0,HerlockSholmesm/floating_point_verilog,276348419,Verilog,floating_point_verilog,14827,0,2020-08-05 19:17:00+00:00,[],None
350,https://github.com/anupamakandala12/Verilog.git,2020-07-01 12:38:14+00:00,,0,anupamakandala12/Verilog,276373897,Verilog,Verilog,24,0,2022-09-07 03:45:59+00:00,[],None
351,https://github.com/KamyarNasiri/pipelined-FUM_MIPS.git,2020-07-06 13:22:04+00:00,implement FUM_MIPS using pipeline ,0,KamyarNasiri/pipelined-FUM_MIPS,277547858,,pipelined-FUM_MIPS,6,0,2022-08-28 07:57:33+00:00,[],None
352,https://github.com/misomochi/108-2-Digital-System-Design.git,2020-07-07 08:16:42+00:00,"NTUEE Digital System Design, Spring 2020",0,misomochi/108-2-Digital-System-Design,277758045,Verilog,108-2-Digital-System-Design,49767,0,2021-12-14 08:17:46+00:00,[],None
353,https://github.com/Jackzhuyi/clock.git,2020-07-07 03:26:14+00:00,clock_12h,0,Jackzhuyi/clock,277706649,Verilog,clock,2,0,2020-07-07 04:22:36+00:00,[],https://api.github.com/licenses/mit
354,https://github.com/swastishreya/Building-Cache-From-Scratch.git,2020-06-28 19:13:08+00:00,Building cache using iVerilog,0,swastishreya/Building-Cache-From-Scratch,275651777,Verilog,Building-Cache-From-Scratch,5,0,2020-06-28 19:19:44+00:00,[],None
355,https://github.com/MuzzzammilMia/VerilogAlarm.git,2020-06-28 12:59:56+00:00,,0,MuzzzammilMia/VerilogAlarm,275585609,Verilog,VerilogAlarm,4,0,2020-06-28 15:42:54+00:00,[],None
356,https://github.com/shao-rj-jack/SlidePuzzle.git,2020-07-01 01:12:49+00:00,,0,shao-rj-jack/SlidePuzzle,276244726,Verilog,SlidePuzzle,677,0,2020-07-01 01:18:20+00:00,[],None
357,https://github.com/Hagemokurama/Rohanbalar-.git,2020-06-30 16:44:16+00:00,,0,Hagemokurama/Rohanbalar-,276156658,Verilog,Rohanbalar-,48,0,2021-04-19 16:23:09+00:00,[],None
358,https://github.com/liyg1998/readxlsx.git,2020-07-01 10:12:05+00:00,,0,liyg1998/readxlsx,276344396,Verilog,readxlsx,219,0,2020-07-01 10:17:09+00:00,[],None
359,https://github.com/HasinduGajanayake/Risk-Processor.git,2020-06-29 16:27:00+00:00, KURM instruction set Processor implementation with verilog,0,HasinduGajanayake/Risk-Processor,275869160,Verilog,Risk-Processor,5,0,2020-06-29 16:32:32+00:00,[],None
360,https://github.com/xl86305955/DIC-HW5-SOBEL.git,2020-06-30 09:20:19+00:00,,0,xl86305955/DIC-HW5-SOBEL,276053508,Verilog,DIC-HW5-SOBEL,821,0,2020-07-03 08:11:27+00:00,[],None
361,https://github.com/mertuzgul/Very-Simple-CPU.git,2020-06-30 11:11:35+00:00,,0,mertuzgul/Very-Simple-CPU,276076588,Verilog,Very-Simple-CPU,4,0,2021-04-16 22:14:48+00:00,[],None
362,https://github.com/mv123453715/CCU_2019_Computer_Organization.git,2020-06-30 11:42:09+00:00,,0,mv123453715/CCU_2019_Computer_Organization,276082610,Verilog,CCU_2019_Computer_Organization,23177,0,2020-09-08 10:34:30+00:00,[],None
363,https://github.com/andreeastoica2212/Arithmetic-Logic-Unit-Design.git,2020-06-30 10:42:22+00:00,,0,andreeastoica2212/Arithmetic-Logic-Unit-Design,276070891,Verilog,Arithmetic-Logic-Unit-Design,6,0,2020-06-30 12:07:30+00:00,[],None
364,https://github.com/ccccHAnnn/2020_SummerCamp.git,2020-07-16 05:08:10+00:00,Project of 2020 Xilinx Summer Camp,0,ccccHAnnn/2020_SummerCamp,280059141,Verilog,2020_SummerCamp,9,0,2020-08-03 04:29:44+00:00,[],None
365,https://github.com/amirhmi/MIPS-Pipeline.git,2020-07-03 08:18:49+00:00,Implementing MIPS Pipeline,0,amirhmi/MIPS-Pipeline,276846532,Verilog,MIPS-Pipeline,9,0,2020-07-03 08:19:51+00:00,[],None
366,https://github.com/HardSnap/hardsnap_ip.git,2020-07-03 07:02:24+00:00,Custom IP blocks designed for driving the scan-chain and for high-performance remote debugging (USB 3.0 debugger),0,HardSnap/hardsnap_ip,276831459,Verilog,hardsnap_ip,44,0,2020-11-15 18:40:26+00:00,[],None
367,https://github.com/s9101880/Basic-verilog.git,2020-07-14 06:19:22+00:00,,0,s9101880/Basic-verilog,279500050,Verilog,Basic-verilog,1,0,2022-07-29 02:44:02+00:00,[],None
368,https://github.com/livebinary/S_AES.git,2020-07-19 10:23:45+00:00,Simplified AES Encryption Verilog Implementation,0,livebinary/S_AES,280841535,Verilog,S_AES,3,0,2020-09-02 15:36:03+00:00,[],None
369,https://github.com/livebinary/S_AES_CRYPTO_SYSTEM.git,2020-07-19 13:44:38+00:00,,0,livebinary/S_AES_CRYPTO_SYSTEM,280874187,Verilog,S_AES_CRYPTO_SYSTEM,21,0,2020-07-19 13:51:51+00:00,[],None
370,https://github.com/vostolaza/Lab09.git,2020-07-19 23:49:04+00:00,,0,vostolaza/Lab09,280970934,Verilog,Lab09,19,0,2020-07-19 23:50:17+00:00,[],None
371,https://github.com/vostolaza/Lab08.git,2020-07-19 21:45:22+00:00,,0,vostolaza/Lab08,280955967,Verilog,Lab08,5,0,2020-07-19 21:46:15+00:00,[],None
372,https://github.com/hassanmirokhani/Verilog-HDL.git,2020-07-15 13:10:27+00:00,,0,hassanmirokhani/Verilog-HDL,279871660,Verilog,Verilog-HDL,4,0,2020-07-15 13:14:44+00:00,[],None
373,https://github.com/hunterkilltree/Project_verilog.git,2020-07-18 03:41:10+00:00,for download,0,hunterkilltree/Project_verilog,280575207,Verilog,Project_verilog,2,0,2020-07-18 04:14:20+00:00,[],None
374,https://github.com/djtorch26/Drag-Race-Simulator.git,2020-07-08 05:45:45+00:00,Drag Race Simulator utilizing a High Level State Machine and conditional logic to design a game on an altera DE0 FPGA.,0,djtorch26/Drag-Race-Simulator,278000734,Verilog,Drag-Race-Simulator,9,0,2020-07-08 05:48:09+00:00,[],https://api.github.com/licenses/mit
375,https://github.com/vish4321/MIPS-Processor.git,2020-07-07 17:52:02+00:00,"Design of a MIPS processor for a subset of instructions, with hazards",0,vish4321/MIPS-Processor,277885760,Verilog,MIPS-Processor,1135,0,2020-07-07 17:53:03+00:00,[],None
376,https://github.com/UfimtsevMatvey/TIS-100-Verilog-project.git,2020-07-05 09:22:43+00:00,"This Verilog-model processor from  game ""TIS-100"".",0,UfimtsevMatvey/TIS-100-Verilog-project,277268882,Verilog,TIS-100-Verilog-project,15,0,2023-06-17 23:03:23+00:00,[],None
377,https://github.com/rmital589/Subtractor-.git,2020-07-03 05:02:31+00:00,,0,rmital589/Subtractor-,276811667,Verilog,Subtractor-,1,0,2020-07-03 05:05:01+00:00,[],None
378,https://github.com/snmarathe/16-stage-FIFO.git,2020-07-13 06:46:05+00:00,Verilog code for 16-stage FIFO memory,0,snmarathe/16-stage-FIFO,279232981,Verilog,16-stage-FIFO,32,0,2020-08-09 16:31:43+00:00,[],None
379,https://github.com/M-Faheem-Nasir/Adder.git,2020-07-21 07:45:52+00:00,Making a pipelined version of simple RCA,0,M-Faheem-Nasir/Adder,281330962,Verilog,Adder,4,0,2021-04-06 02:55:39+00:00,[],None
380,https://github.com/1Allison/Vertibi-decoder.git,2020-07-29 06:45:42+00:00,A vertibi decoder by verilog,0,1Allison/Vertibi-decoder,283421088,Verilog,Vertibi-decoder,15,0,2022-10-13 13:04:48+00:00,[],None
381,https://github.com/maheshbhatk/UART.git,2020-07-27 08:37:46+00:00,UART in Verilog.,0,maheshbhatk/UART,282840408,Verilog,UART,12,0,2020-07-29 07:45:23+00:00,[],None
382,https://github.com/alirezasalamat/CA_CA4.git,2020-07-28 07:11:57+00:00,Computer Architecture - Project No.4 Pipelined MIPS Processor,0,alirezasalamat/CA_CA4,283131310,Verilog,CA_CA4,65,0,2020-08-04 19:25:07+00:00,[],None
383,https://github.com/zhzhqian/eecs150_labs.git,2020-07-30 13:48:02+00:00,,0,zhzhqian/eecs150_labs,283788005,Verilog,eecs150_labs,8212,0,2020-07-30 13:48:27+00:00,[],None
384,https://github.com/Anna-McCartain/Microprocessor_Architecture.git,2020-07-24 13:26:54+00:00,Some of my second year work building the STUMP processor; then using it to build a project on FGPA board,0,Anna-McCartain/Microprocessor_Architecture,282226753,Verilog,Microprocessor_Architecture,19,0,2020-08-27 12:18:23+00:00,[],None
385,https://github.com/Doctor-Song/FPGA_Project.git,2020-07-26 03:53:10+00:00,FPGA_Project,0,Doctor-Song/FPGA_Project,282570978,Verilog,FPGA_Project,74736,0,2020-08-02 14:04:24+00:00,[],None
386,https://github.com/kgokarn/logic_obfuscation.git,2020-07-23 20:13:43+00:00,,1,kgokarn/logic_obfuscation,282046429,Verilog,logic_obfuscation,451003,0,2021-03-25 12:45:47+00:00,[],None
387,https://github.com/pmackle/Digital-Systems.git,2020-07-24 04:00:03+00:00,Digital Systems Verilog Labs from Spring 2020,1,pmackle/Digital-Systems,282118314,Verilog,Digital-Systems,29,0,2020-12-31 18:44:43+00:00,[],None
388,https://github.com/mfkiwl/32-bit-Parallel-Multiplier.git,2020-07-16 10:56:36+00:00,karatsuba multiplier using DSP blocks in an FPGA,0,mfkiwl/32-bit-Parallel-Multiplier,280130213,,32-bit-Parallel-Multiplier,9,0,2024-02-21 23:13:59+00:00,[],https://api.github.com/licenses/mit
389,https://github.com/Adnan-Shahid/Tron-Game-Hardware.git,2020-06-25 20:29:59+00:00,,0,Adnan-Shahid/Tron-Game-Hardware,275009150,Verilog,Tron-Game-Hardware,17308,0,2020-06-25 20:34:57+00:00,[],None
390,https://github.com/xclwt/MIPS-20.git,2020-06-25 12:01:31+00:00,A CPU supporting 20 MIPS instructions,0,xclwt/MIPS-20,274905329,Verilog,MIPS-20,128,0,2020-09-02 13:18:40+00:00,[],https://api.github.com/licenses/gpl-3.0
391,https://github.com/GinnyCosine/CO_Lab.git,2020-06-26 05:26:03+00:00,NCTU CS,0,GinnyCosine/CO_Lab,275080512,Verilog,CO_Lab,4381,0,2023-01-17 09:01:15+00:00,[],None
392,https://github.com/johnMamish/verilog-crash-course.git,2020-07-05 21:30:50+00:00,A Verilog crash course based on the principle that examples do more than textbook explainations.,0,johnMamish/verilog-crash-course,277386612,Verilog,verilog-crash-course,341,0,2020-07-07 04:48:34+00:00,[],None
393,https://github.com/anvitakodru/alarmclock.git,2020-07-03 11:52:57+00:00,structural code for an alarm clock in Verilog HDL.,0,anvitakodru/alarmclock,276888105,Verilog,alarmclock,12,0,2021-09-12 09:22:01+00:00,[],None
394,https://github.com/bandogora/basicray.git,2020-07-23 17:31:31+00:00,A ray tracer based on Ray Tracing in One Weekend written in Verilog.,2,bandogora/basicray,282015570,Verilog,basicray,18,0,2021-11-26 17:12:45+00:00,[],https://api.github.com/licenses/cc0-1.0
395,https://github.com/titansarus/DSD_Project.git,2020-07-23 22:33:20+00:00,DSD_Project,0,titansarus/DSD_Project,282070284,Verilog,DSD_Project,37346,0,2020-08-05 17:32:02+00:00,[],None
396,https://github.com/mBernathPiccolotto/projects.git,2020-07-22 15:33:07+00:00,Here is where I keep my past projects,0,mBernathPiccolotto/projects,281715787,Verilog,projects,435,0,2021-12-07 06:52:39+00:00,[],None
397,https://github.com/sarit-b100/VGA-Snake-game.git,2020-07-22 10:13:27+00:00,,0,sarit-b100/VGA-Snake-game,281643915,Verilog,VGA-Snake-game,8,0,2020-07-22 10:34:43+00:00,[],None
398,https://github.com/mkw18/MiniComputer.git,2020-07-29 15:31:39+00:00,,0,mkw18/MiniComputer,283536351,Verilog,MiniComputer,25547,0,2020-07-29 15:38:53+00:00,[],None
399,https://github.com/pdhairya48/Processor-Design.git,2020-07-29 16:18:08+00:00,,0,pdhairya48/Processor-Design,283546482,Verilog,Processor-Design,3,0,2023-07-01 12:30:21+00:00,[],None
400,https://github.com/aadarshk81/Tic-Tac-Toe.git,2020-07-25 15:45:23+00:00,,0,aadarshk81/Tic-Tac-Toe,282474340,Verilog,Tic-Tac-Toe,14,0,2020-08-06 13:39:15+00:00,[],None
401,https://github.com/h20190119/RISC-V.git,2020-07-03 13:51:23+00:00,Design of a 32-bit RISC-V Processor to Implement RV32I Instruction Set Architecture,0,h20190119/RISC-V,276911109,Verilog,RISC-V,371,0,2020-07-06 16:03:31+00:00,[],None
402,https://github.com/citiral/fpga_gb.git,2020-07-10 18:30:28+00:00,,0,citiral/fpga_gb,278706389,Verilog,fpga_gb,4021,0,2020-07-10 18:32:09+00:00,[],None
403,https://github.com/hurryingauto3/CS330-Pipelined-RISC-V-Processor.git,2020-06-25 14:55:13+00:00,Final project for Computer Architecture. ,0,hurryingauto3/CS330-Pipelined-RISC-V-Processor,274943795,Verilog,CS330-Pipelined-RISC-V-Processor,298,0,2022-12-04 20:19:08+00:00,[],None
404,https://github.com/gamjagoon/learn_Verilog.git,2020-07-07 09:15:00+00:00,,0,gamjagoon/learn_Verilog,277770892,Verilog,learn_Verilog,27,0,2022-07-12 08:22:25+00:00,[],None
405,https://github.com/yangxt65535/CPU_MIPS.git,2020-07-08 09:57:56+00:00,,0,yangxt65535/CPU_MIPS,278053377,Verilog,CPU_MIPS,656,0,2020-07-08 10:14:22+00:00,[],None
406,https://github.com/JacekGreniger/DE1_SOC_VGA_SDRAM_OV7670.git,2020-07-16 19:00:42+00:00,,0,JacekGreniger/DE1_SOC_VGA_SDRAM_OV7670,280235029,Verilog,DE1_SOC_VGA_SDRAM_OV7670,39797,0,2020-07-16 20:44:51+00:00,[],None
407,https://github.com/shahsaumya00/Google-Pagerank-Algorithm.git,2020-07-26 13:38:53+00:00,Google Pagerank Algorithm implemented in Verilog,0,shahsaumya00/Google-Pagerank-Algorithm,282657526,Verilog,Google-Pagerank-Algorithm,107,0,2020-08-27 14:52:04+00:00,"['verilog', 'fpga', 'digital-design', 'parallelism', 'pipelines']",None
408,https://github.com/Houlx/RISCV-Kappa3.git,2020-06-28 05:47:21+00:00,,0,Houlx/RISCV-Kappa3,275516240,Verilog,RISCV-Kappa3,11989,0,2020-06-29 05:51:57+00:00,[],https://api.github.com/licenses/mit
409,https://github.com/SwethaManickavasagam/Verilog-Full-adder.git,2020-07-16 14:51:03+00:00,"This trove consists of verilog code,RTL,simulation output,testbench of Full adder in all three levels of modeling(gate level,data flow and behavioral model)",0,SwethaManickavasagam/Verilog-Full-adder,280180995,Verilog,Verilog-Full-adder,523,0,2020-07-16 14:52:51+00:00,[],None
410,https://github.com/bibhupadt/Approximate-Multiplier.git,2020-07-12 18:44:11+00:00,,2,bibhupadt/Approximate-Multiplier,279126887,Verilog,Approximate-Multiplier,5343,0,2020-07-12 18:58:56+00:00,[],None
411,https://github.com/Kelvinyu1117/verilog-snippet.git,2020-07-12 04:35:26+00:00,This repository contains the code snippet during the learning of Verilog,0,Kelvinyu1117/verilog-snippet,278991711,Verilog,verilog-snippet,7,0,2020-07-12 13:27:25+00:00,[],None
412,https://github.com/nalithlakshan/Image-Downsampling-Processor-Verilog.git,2020-06-28 08:55:02+00:00,This repository contains the digital design of an image down sampling processor on Alterra DE2-115 FPGA development board using Verilog,0,nalithlakshan/Image-Downsampling-Processor-Verilog,275545446,Verilog,Image-Downsampling-Processor-Verilog,9857,0,2020-12-24 17:24:18+00:00,[],None
413,https://github.com/Computer-Architecture-I-UIS/formal-workshop-team_jose.git,2020-07-01 23:08:57+00:00,formal-workshop-team_jose created by GitHub Classroom,1,Computer-Architecture-I-UIS/formal-workshop-team_jose,276500467,Verilog,formal-workshop-team_jose,67,0,2021-08-25 23:15:59+00:00,[],None
414,https://github.com/rmital589/BCD-Counter-.git,2020-07-03 05:08:30+00:00,,0,rmital589/BCD-Counter-,276812454,Verilog,BCD-Counter-,1,0,2020-07-03 05:08:56+00:00,[],None
415,https://github.com/Hotwater17/Single_Stage_RV32I.git,2020-06-28 22:15:53+00:00,A test version of my first RISC-V,0,Hotwater17/Single_Stage_RV32I,275677400,Verilog,Single_Stage_RV32I,13,0,2020-06-28 22:22:41+00:00,[],None
416,https://github.com/pratikghodke24/singleCycleMips.git,2020-07-15 06:24:41+00:00,,0,pratikghodke24/singleCycleMips,279783998,Verilog,singleCycleMips,3,0,2020-07-15 06:27:38+00:00,[],None
417,https://github.com/Txxx926/LX2020.git,2020-07-13 09:28:23+00:00,,0,Txxx926/LX2020,279257397,Verilog,LX2020,136,0,2021-06-27 16:31:46+00:00,[],None
418,https://github.com/huutoan1304/m0.git,2020-06-30 15:31:17+00:00,,1,huutoan1304/m0,276139420,Verilog,m0,30208,0,2020-06-30 15:51:11+00:00,[],None
419,https://github.com/linqinluli/SJTU-CS145.git,2020-07-12 00:49:39+00:00,,0,linqinluli/SJTU-CS145,278966139,Verilog,SJTU-CS145,4589,0,2020-07-12 00:52:11+00:00,[],None
420,https://github.com/Miguellamacarrasco/arqui09.git,2020-07-11 23:00:40+00:00,,0,Miguellamacarrasco/arqui09,278955031,Verilog,arqui09,2748,0,2020-07-14 23:51:38+00:00,[],None
421,https://github.com/abuslang/ALU.git,2020-07-11 23:41:53+00:00,An Arithmetic Logic Unit (ALU) designed with a combination on structural and behavioral programming styles.,0,abuslang/ALU,278959334,Verilog,ALU,661,0,2020-07-24 20:51:35+00:00,[],None
422,https://github.com/priyanshu-m/HDL-Verilog.git,2020-07-11 15:06:55+00:00,Portfolio For Hardware Descriptive Language: VERILOG  ,0,priyanshu-m/HDL-Verilog,278885006,Verilog,HDL-Verilog,18,0,2021-05-06 04:52:58+00:00,[],None
423,https://github.com/huynhtrankevin/vgaController.git,2020-07-12 18:50:19+00:00,This project implements a VGA driver on a Basys 3 development board following 640x480 timing specifications. ,0,huynhtrankevin/vgaController,279127925,Verilog,vgaController,3,0,2020-07-12 19:20:06+00:00,[],None
424,https://github.com/lTheMightyMl/ComputerArch.git,2020-07-13 20:57:31+00:00,,0,lTheMightyMl/ComputerArch,279410312,Verilog,ComputerArch,117605,0,2020-07-25 20:57:00+00:00,[],None
425,https://github.com/RITIKHARIANI/Queue-verilog.git,2020-07-07 10:50:56+00:00,Implementation of Queue using verilog,0,RITIKHARIANI/Queue-verilog,277790632,Verilog,Queue-verilog,744,0,2020-07-29 06:33:59+00:00,[],https://api.github.com/licenses/mit
426,https://github.com/ivaniusss/MultiCycle.git,2020-07-17 19:40:45+00:00,,0,ivaniusss/MultiCycle,280510812,Verilog,MultiCycle,313,0,2020-07-17 22:22:42+00:00,[],None
427,https://github.com/Dmml0621/VE370p3.git,2020-07-21 06:03:44+00:00,Source code for VE370 SU2020 project 3 Cache,0,Dmml0621/VE370p3,281309837,Verilog,VE370p3,276,0,2020-11-20 11:19:15+00:00,[],None
428,https://github.com/michaellimyuguang/FPGA-Design-Project.git,2020-07-21 10:06:13+00:00,"In this FPGA Design Project, we created a real-time audio effects machine! MEMs microphone is used to capture human voice and an audio amplifier is utilized to output the signal through earphones.",0,michaellimyuguang/FPGA-Design-Project,281362404,Verilog,FPGA-Design-Project,8908,0,2021-06-11 03:49:17+00:00,[],None
429,https://github.com/Computer-Architecture-I-UIS/formal-workshop-maryteam.git,2020-07-01 23:08:24+00:00,formal-workshop-maryteam created by GitHub Classroom,1,Computer-Architecture-I-UIS/formal-workshop-maryteam,276500402,Verilog,formal-workshop-maryteam,158,0,2021-08-25 23:19:49+00:00,[],None
430,https://github.com/fwalzenbach/sysarch2020.git,2020-07-01 12:21:36+00:00,,0,fwalzenbach/sysarch2020,276370392,Verilog,sysarch2020,291,0,2020-07-05 10:54:10+00:00,[],None
431,https://github.com/subash319/Verilog.git,2020-07-02 12:31:08+00:00,Practice_codes,0,subash319/Verilog,276640962,Verilog,Verilog,5,0,2020-07-04 11:59:01+00:00,[],None
432,https://github.com/gbraad/fpga-chip8.git,2020-07-04 13:06:28+00:00,,0,gbraad/fpga-chip8,277111532,Verilog,fpga-chip8,677,0,2020-07-04 13:06:52+00:00,[],None
433,https://github.com/suburaaj/Simulation-and-synthesis-of-Asynchronous-FIFO.git,2020-07-04 16:00:40+00:00,,0,suburaaj/Simulation-and-synthesis-of-Asynchronous-FIFO,277141808,Verilog,Simulation-and-synthesis-of-Asynchronous-FIFO,6,0,2020-07-04 16:06:13+00:00,[],None
434,https://github.com/nj04707/5_stage_pipeline_processor.git,2020-06-28 18:33:23+00:00,,1,nj04707/5_stage_pipeline_processor,275645523,Verilog,5_stage_pipeline_processor,2139,0,2020-06-28 18:45:33+00:00,[],None
435,https://github.com/AmmarKhalid123/RISC_V_Single_Cycle_Processor.git,2020-06-28 17:20:35+00:00,,0,AmmarKhalid123/RISC_V_Single_Cycle_Processor,275633568,Verilog,RISC_V_Single_Cycle_Processor,14,0,2020-06-28 20:51:34+00:00,[],None
436,https://github.com/ridakhann/ComputerArchictecture-FinalProject2020.git,2020-06-28 15:28:29+00:00,,2,ridakhann/ComputerArchictecture-FinalProject2020,275613469,Verilog,ComputerArchictecture-FinalProject2020,114824,0,2020-06-28 19:36:06+00:00,[],None
437,https://github.com/serkanaydin/MIPS-Project.git,2020-07-24 06:59:28+00:00,,0,serkanaydin/MIPS-Project,282146980,Verilog,MIPS-Project,7305,0,2020-07-24 07:06:30+00:00,[],None
438,https://github.com/NCKUMaxSnake/DIC_summerTraining.git,2020-07-29 02:33:35+00:00,DIC summer training,0,NCKUMaxSnake/DIC_summerTraining,283378859,Verilog,DIC_summerTraining,11006,0,2020-08-20 07:34:32+00:00,[],None
439,https://github.com/SanjanaGRao/Fastest-Finger-First.git,2020-07-29 05:39:03+00:00,"In this project, we designed a first response detector circuit using Verilog programming and FPGA kits",0,SanjanaGRao/Fastest-Finger-First,283408756,Verilog,Fastest-Finger-First,823,0,2020-07-29 06:21:12+00:00,['verilog'],None
440,https://github.com/az419/CPU2020.git,2020-07-26 07:29:55+00:00,Summer term project ---- CPU,0,az419/CPU2020,282599333,Verilog,CPU2020,88,0,2020-08-24 09:15:32+00:00,[],None
441,https://github.com/AlphaConqueror/HardwareDesign.git,2020-07-23 22:06:13+00:00,Project of the system architecture course. Implements a hardware design with verilog.,0,AlphaConqueror/HardwareDesign,282065604,Verilog,HardwareDesign,4187,0,2020-07-23 22:08:55+00:00,[],None
442,https://github.com/qsun19/ETROC_threshold_scan.git,2020-07-10 16:57:57+00:00,,0,qsun19/ETROC_threshold_scan,278687986,Verilog,ETROC_threshold_scan,5,0,2020-07-10 23:31:05+00:00,[],None
443,https://github.com/type59ty/heterogeneous-multicore-aging-experiment.git,2020-06-30 12:50:25+00:00,,0,type59ty/heterogeneous-multicore-aging-experiment,276097232,Verilog,heterogeneous-multicore-aging-experiment,11444,0,2020-06-30 13:13:38+00:00,[],None
444,https://github.com/canyavuzkurt/Extended-MIPS-lite-Single-Cycle-Processor.git,2020-07-10 11:52:21+00:00,Extended MIPS-lite Single Cycle Processor Implementation via Modelsim and Verilog,0,canyavuzkurt/Extended-MIPS-lite-Single-Cycle-Processor,278621119,Verilog,Extended-MIPS-lite-Single-Cycle-Processor,1183,0,2021-08-13 10:21:32+00:00,[],None
445,https://github.com/Hrithik-Sahni/UART-Project.git,2020-07-09 13:47:31+00:00,Made a Universal Asynchronous Receiver Transmitter using Verilog(HDL),0,Hrithik-Sahni/UART-Project,278377003,Verilog,UART-Project,13,0,2020-07-20 10:30:20+00:00,[],None
446,https://github.com/InhollandFPGA/ForceMeasureFPGA.git,2020-07-10 13:12:55+00:00,,0,InhollandFPGA/ForceMeasureFPGA,278637148,Verilog,ForceMeasureFPGA,2280,0,2020-08-25 16:50:42+00:00,[],None
447,https://github.com/novin997/FPGA.git,2020-07-26 05:03:06+00:00,,0,novin997/FPGA,282579640,Verilog,FPGA,43,0,2020-08-10 13:43:37+00:00,[],None
448,https://github.com/prashanth-leo05/comp_arch_assgn_processor_design.git,2020-07-24 02:48:47+00:00,"Implemented a 3 instruction (load immediate, left shift, jump) processor demonstrating pipelining and forwarding unit in verilog",0,prashanth-leo05/comp_arch_assgn_processor_design,282106675,Verilog,comp_arch_assgn_processor_design,776,0,2020-07-24 02:59:13+00:00,[],None
449,https://github.com/anotida01/digital_design_dally_verilog.git,2020-07-28 00:19:43+00:00,Various solutions to the Verilog exercises in Digital Design by Dally & Harting,0,anotida01/digital_design_dally_verilog,283050504,Verilog,digital_design_dally_verilog,8,0,2022-02-27 22:33:11+00:00,[],None
450,https://github.com/xl86305955/DIC-HW1-Adder.git,2020-07-03 08:35:10+00:00,,0,xl86305955/DIC-HW1-Adder,276849897,Verilog,DIC-HW1-Adder,44,0,2020-07-03 08:39:00+00:00,[],None
451,https://github.com/Kuurouukuu/fpga-spartan3a-velocityScruve.git,2020-07-04 00:26:44+00:00,Velocity S curve for FPGA,0,Kuurouukuu/fpga-spartan3a-velocityScruve,277010095,Verilog,fpga-spartan3a-velocityScruve,5010,0,2020-11-05 02:19:44+00:00,[],None
452,https://github.com/Adrofier/UART-design-using-verilog.git,2020-06-27 06:12:00+00:00,,0,Adrofier/UART-design-using-verilog,275311435,Verilog,UART-design-using-verilog,9,0,2020-06-27 12:59:17+00:00,[],https://api.github.com/licenses/mit
453,https://github.com/gaochaousc/INTEL_HITGRAPH_.git,2020-06-27 18:31:31+00:00,,0,gaochaousc/INTEL_HITGRAPH_,275431609,Verilog,INTEL_HITGRAPH_,32,0,2020-07-23 23:10:50+00:00,[],None
454,https://github.com/Adrofier/Transcendental-functions-using-CORDIC.git,2020-06-28 11:20:30+00:00,,0,Adrofier/Transcendental-functions-using-CORDIC,275569204,Verilog,Transcendental-functions-using-CORDIC,5,0,2020-06-28 11:46:18+00:00,[],https://api.github.com/licenses/mit
455,https://github.com/BryanHaley/VGA-Display-Driver-for-ElbertV2.git,2020-07-02 01:28:36+00:00,An example of driving a VGA display using the ElbertV2 (Spartan3a) FPGA Board.,0,BryanHaley/VGA-Display-Driver-for-ElbertV2,276519238,Verilog,VGA-Display-Driver-for-ElbertV2,31,0,2020-07-02 19:55:43+00:00,[],https://api.github.com/licenses/mit
456,https://github.com/yavuz650/RiSC-16.git,2020-07-18 20:32:49+00:00,RIdiculously Simple Computer Implementation in Verilog HDL,0,yavuz650/RiSC-16,280734669,Verilog,RiSC-16,618,0,2020-08-01 20:43:28+00:00,[],https://api.github.com/licenses/mit
457,https://github.com/alirezasalamat/CA_CA5.git,2020-07-20 04:57:03+00:00,"A simple hierarchical model of a memory module is implemented, consisting of 2-layered cache-main architecture. ",0,alirezasalamat/CA_CA5,281017326,Verilog,CA_CA5,34,0,2020-11-05 09:28:08+00:00,[],None
458,https://github.com/KhaledSoliman/spm.git,2020-07-21 12:43:59+00:00,,0,KhaledSoliman/spm,281395247,Verilog,spm,1705,0,2020-12-20 17:45:38+00:00,[],None
459,https://github.com/Prashant43226/Verilog-.git,2020-07-21 18:48:05+00:00,,0,Prashant43226/Verilog-,281478131,Verilog,Verilog-,18,0,2020-08-11 14:46:05+00:00,[],None
460,https://github.com/zamanimatin/ComputerArchitectureCA5.git,2020-07-22 08:55:51+00:00,,0,zamanimatin/ComputerArchitectureCA5,281626317,Verilog,ComputerArchitectureCA5,35,0,2020-08-07 08:13:57+00:00,[],None
461,https://github.com/niranjansy/MIPS-uPOWER-Processors.git,2020-07-11 18:24:49+00:00,Integrating Verilog modules to build MIPS and uPOWER Processor pipelines. ,0,niranjansy/MIPS-uPOWER-Processors,278919055,Verilog,MIPS-uPOWER-Processors,52,0,2020-07-11 18:51:54+00:00,[],None
462,https://github.com/ahmed-afify/AHB_lite.git,2020-07-11 21:09:35+00:00,,0,ahmed-afify/AHB_lite,278942139,Verilog,AHB_lite,5,0,2020-10-05 15:49:29+00:00,[],None
463,https://github.com/kaigey/Digital-Design-and-Integrated-Circuits.git,2020-07-15 00:49:16+00:00,,0,kaigey/Digital-Design-and-Integrated-Circuits,279725537,Verilog,Digital-Design-and-Integrated-Circuits,7,0,2020-08-13 23:33:15+00:00,[],None
464,https://github.com/vilamho/AESVerilog.git,2020-07-14 06:06:58+00:00,,0,vilamho/AESVerilog,279497739,Verilog,AESVerilog,1125,0,2020-09-14 05:23:06+00:00,[],None
465,https://github.com/Iskaander/BrainFuck_CPU.git,2020-07-27 07:18:18+00:00,Verilog written BF CPU,0,Iskaander/BrainFuck_CPU,282822949,Verilog,BrainFuck_CPU,4625,0,2020-07-27 07:28:46+00:00,[],https://api.github.com/licenses/mit
466,https://github.com/VimfulDang/Scientific-Calculator-DE10-Lite.git,2020-06-25 23:42:39+00:00,,0,VimfulDang/Scientific-Calculator-DE10-Lite,275036591,Verilog,Scientific-Calculator-DE10-Lite,22,0,2023-12-26 16:11:49+00:00,[],None
467,https://github.com/norikmb/mips.git,2020-07-10 04:59:36+00:00,,1,norikmb/mips,278542308,Verilog,mips,22579,0,2020-07-29 14:55:21+00:00,[],None
468,https://github.com/yin-jy/five_stage_pipeline.git,2020-07-25 09:36:06+00:00,数逻小学期大作业_五级流水线,0,yin-jy/five_stage_pipeline,282413583,Verilog,five_stage_pipeline,60,0,2024-02-20 04:08:11+00:00,[],None
469,https://github.com/kearnsm2atwit/ADCD-Lab-FPGA-Register-Shift.git,2020-07-10 16:00:22+00:00,DE10 Lite FPGA Board Lab. Shift register visualized on 7 segment displays.,0,kearnsm2atwit/ADCD-Lab-FPGA-Register-Shift,278676271,Verilog,ADCD-Lab-FPGA-Register-Shift,5087,0,2020-07-18 02:07:14+00:00,[],None
470,https://github.com/scottydoesntknow4tran/5-Digit-Timer.git,2020-07-20 23:18:02+00:00,"Verilog code for a 5-digit timer with asynchronous loading, pausing, and base 2-16 counting",0,scottydoesntknow4tran/5-Digit-Timer,281245529,Verilog,5-Digit-Timer,428,0,2020-07-20 23:55:22+00:00,[],None
471,https://github.com/Cheng326CTWu/VerilogPractice.git,2020-07-28 01:04:21+00:00,Contains codes which was used for verilog practice,0,Cheng326CTWu/VerilogPractice,283058347,Verilog,VerilogPractice,576,0,2020-08-08 07:09:58+00:00,[],None
472,https://github.com/mark-D-kai/Xilinx_summerschool_QRcoderecognition.git,2020-07-26 07:20:54+00:00,Xilinx_summerschool_QRcoderecognition,0,mark-D-kai/Xilinx_summerschool_QRcoderecognition,282597979,Verilog,Xilinx_summerschool_QRcoderecognition,28176,0,2020-08-02 01:26:46+00:00,[],None
473,https://github.com/nacky02/simple_uart.git,2020-07-26 06:32:10+00:00,,0,nacky02/simple_uart,282591085,Verilog,simple_uart,2,0,2020-07-26 06:38:14+00:00,[],None
474,https://github.com/MarkYancx/String-detection-of-state-machine.git,2020-07-26 10:50:55+00:00,String-detection-of-state-machine,0,MarkYancx/String-detection-of-state-machine,282629846,Verilog,String-detection-of-state-machine,113,0,2020-07-31 14:08:35+00:00,[],None
475,https://github.com/noparkee/Computer-Architecture-MIPS.git,2020-07-28 12:37:15+00:00,2019 COSE222,0,noparkee/Computer-Architecture-MIPS,283207933,Verilog,Computer-Architecture-MIPS,12,0,2021-07-11 14:40:38+00:00,"['cose', 'computer-architecture']",None
476,https://github.com/chrisfandrade16/state-machines-alu-display.git,2020-07-30 19:02:18+00:00,"A Verilog program that takes input and output to a circuit board to calculate and display numbers, using an ALU and a Moore state machine.",0,chrisfandrade16/state-machines-alu-display,283855428,Verilog,state-machines-alu-display,1,0,2020-07-30 19:04:38+00:00,[],None
477,https://github.com/karolyi15/Digital-Design.git,2020-07-15 21:34:10+00:00,,0,karolyi15/Digital-Design,279984303,Verilog,Digital-Design,11,0,2020-07-16 03:08:36+00:00,[],https://api.github.com/licenses/apache-2.0
478,https://github.com/sadraheydari/CA-Project-Lib.git,2020-07-16 13:45:41+00:00,,0,sadraheydari/CA-Project-Lib,280165227,Verilog,CA-Project-Lib,1358,0,2020-08-06 15:55:52+00:00,[],None
479,https://github.com/quorten/rpihw.git,2020-07-13 21:48:55+00:00,Raspberry Pi SPI devices board design,0,quorten/rpihw,279418843,Verilog,rpihw,735,0,2020-11-29 22:12:33+00:00,[],https://api.github.com/licenses/unlicense
480,https://github.com/KamyarNasiri/MIPS_simulator.git,2020-07-15 15:28:53+00:00,,1,KamyarNasiri/MIPS_simulator,279905708,Verilog,MIPS_simulator,9,0,2020-07-15 18:34:23+00:00,[],None
481,https://github.com/thedatabusdotio/universal-shift-register.git,2020-07-14 11:56:45+00:00,Universal_sr,1,thedatabusdotio/universal-shift-register,279572219,Verilog,universal-shift-register,3,0,2020-07-14 13:05:36+00:00,[],None
482,https://github.com/miscellaneousbits/DE10_NANO_SOC_FB.git,2020-07-13 20:42:50+00:00,,0,miscellaneousbits/DE10_NANO_SOC_FB,279407603,Verilog,DE10_NANO_SOC_FB,4593,0,2020-07-13 20:44:51+00:00,[],None
483,https://github.com/zicco99/Architettura-degli-elaboratori.git,2020-06-25 19:59:19+00:00,,0,zicco99/Architettura-degli-elaboratori,275003960,Verilog,Architettura-degli-elaboratori,68979,0,2020-07-16 20:35:55+00:00,[],
484,https://github.com/sepehrMSP/digital-system-design-laboratory.git,2020-06-26 14:03:01+00:00,Some of university digital system design assignments with their reports,0,sepehrMSP/digital-system-design-laboratory,275169754,Verilog,digital-system-design-laboratory,8458,0,2020-10-18 21:22:07+00:00,[],None
485,https://github.com/muzammiltariq/Computer-Architecture.git,2020-06-27 15:34:46+00:00,A 5 staged pipelined RISC-V Processor,0,muzammiltariq/Computer-Architecture,275401252,Verilog,Computer-Architecture,135,0,2021-05-08 10:53:19+00:00,[],None
486,https://github.com/AnOrdinaryUsser/Usal-ContadorArbitrario.git,2020-06-28 12:34:58+00:00,,0,AnOrdinaryUsser/Usal-ContadorArbitrario,275581358,Verilog,Usal-ContadorArbitrario,504,0,2020-12-09 15:28:55+00:00,[],https://api.github.com/licenses/cc0-1.0
487,https://github.com/ntd/fpgadecoder.git,2020-06-28 14:10:13+00:00,,0,ntd/fpgadecoder,275598384,Verilog,fpgadecoder,3,0,2021-05-17 09:56:03+00:00,[],None
488,https://github.com/hereisjayant/Simple-RISC-Machine-1-Datapath.git,2020-06-26 18:45:34+00:00,Datapath of the “Simple RISC Machine”,0,hereisjayant/Simple-RISC-Machine-1-Datapath,275225049,Verilog,Simple-RISC-Machine-1-Datapath,20024,0,2021-03-02 06:14:13+00:00,[],None
489,https://github.com/psdjoy/Verilog.git,2020-07-03 16:30:40+00:00,All The Verilog Code Practiced in Very Large Scale Integration- I course.,0,psdjoy/Verilog,276943805,Verilog,Verilog,12,0,2020-07-03 16:48:32+00:00,[],None
490,https://github.com/Albertzhangfine/LED-controller-Verilog.git,2020-07-04 03:33:08+00:00,Multi-channel LED controller in Verilog,0,Albertzhangfine/LED-controller-Verilog,277031749,Verilog,LED-controller-Verilog,2,0,2020-07-04 03:35:21+00:00,[],None
491,https://github.com/rmital589/MIPS-ISA-Subset-Design.git,2020-07-03 05:19:40+00:00,,0,rmital589/MIPS-ISA-Subset-Design,276813972,Verilog,MIPS-ISA-Subset-Design,165,0,2020-07-03 05:22:11+00:00,[],None
492,https://github.com/narendiran1996/uartFPGA.git,2020-06-29 22:12:56+00:00,FPGA implementation of UART,0,narendiran1996/uartFPGA,275937158,Verilog,uartFPGA,7,0,2021-07-28 00:06:00+00:00,[],None
493,https://github.com/BugenZhao/MIPS_testing.git,2020-06-29 12:55:01+00:00,,0,BugenZhao/MIPS_testing,275814951,Verilog,MIPS_testing,5,0,2020-06-29 13:02:50+00:00,[],None
494,https://github.com/Yuhung-Huang/DIC_HW2.git,2020-07-01 09:10:47+00:00,,0,Yuhung-Huang/DIC_HW2,276330749,Verilog,DIC_HW2,605,0,2020-07-03 08:18:20+00:00,[],None
495,https://github.com/NihaMomin/CA-Final-Project.git,2020-06-28 18:09:15+00:00,,0,NihaMomin/CA-Final-Project,275641579,Verilog,CA-Final-Project,280,0,2020-06-29 20:27:44+00:00,[],None
496,https://github.com/Baiwf929/Implementing-MIPS-using-verilog.git,2020-06-29 08:06:23+00:00,5-stage pipeline MIPS ,0,Baiwf929/Implementing-MIPS-using-verilog,275769766,Verilog,Implementing-MIPS-using-verilog,0,0,2020-06-29 08:27:47+00:00,[],None
497,https://github.com/xl86305955/DIC-HW3-ApproximateAverage.git,2020-07-03 08:20:11+00:00,,0,xl86305955/DIC-HW3-ApproximateAverage,276846820,Verilog,DIC-HW3-ApproximateAverage,46,0,2020-07-03 08:24:24+00:00,[],None
498,https://github.com/davidwang200099/SJTU-CS145.git,2020-07-03 08:18:23+00:00,,1,davidwang200099/SJTU-CS145,276846446,Verilog,SJTU-CS145,2975,0,2020-07-21 14:35:07+00:00,[],None
499,https://github.com/navenoc13/CA2019.git,2020-07-02 18:42:38+00:00,NTU CSIE 108-1 Computer Architecture,0,navenoc13/CA2019,276721471,Verilog,CA2019,537,0,2020-07-03 14:58:15+00:00,[],None
500,https://github.com/rmital589/Matrix-multiplication-using-Systolic-Arrays.git,2020-07-03 05:16:28+00:00,,1,rmital589/Matrix-multiplication-using-Systolic-Arrays,276813559,Verilog,Matrix-multiplication-using-Systolic-Arrays,45,0,2020-07-03 05:19:05+00:00,[],None
501,https://github.com/gurseerat17/FastMultipliers-Wallace-and-dadda.git,2020-07-02 22:14:35+00:00,,0,gurseerat17/FastMultipliers-Wallace-and-dadda,276754920,Verilog,FastMultipliers-Wallace-and-dadda,840,0,2020-07-02 22:17:14+00:00,[],None
502,https://github.com/TheWrangler/PSV0935A.git,2020-07-30 16:20:19+00:00,X/Ka波段频率源控制,0,TheWrangler/PSV0935A,283822698,Verilog,PSV0935A,1562,0,2020-07-30 16:23:13+00:00,[],None
503,https://github.com/sarit-b100/Digital-Alarm-clock.git,2020-07-24 10:49:37+00:00,,0,sarit-b100/Digital-Alarm-clock,282194859,Verilog,Digital-Alarm-clock,5,0,2020-07-24 10:59:11+00:00,[],None
504,https://github.com/tkutscha/8inchFloppy.git,2020-07-28 19:14:42+00:00,FPGA code for generating the inner/outer track signal for older 8-inch floppy drives,0,tkutscha/8inchFloppy,283305282,Verilog,8inchFloppy,90,0,2020-07-28 20:07:23+00:00,[],None
505,https://github.com/calm-n-cool/Mircroporcessors-and-Digital-Systems.git,2020-07-28 19:40:45+00:00,,0,calm-n-cool/Mircroporcessors-and-Digital-Systems,283310700,Verilog,Mircroporcessors-and-Digital-Systems,22086,0,2020-09-06 17:46:13+00:00,[],None
506,https://github.com/kunal0617/tic-tac-toe.git,2020-07-27 18:22:19+00:00,code on verilog for how to design tic tac toe game,0,kunal0617/tic-tac-toe,282981036,Verilog,tic-tac-toe,4,0,2020-07-27 18:23:43+00:00,[],None
507,https://github.com/HanningChen/RISCV_Zynq_Rocket.git,2020-07-29 13:02:49+00:00,This is the RTL sources for riscv zynq rocket core.,1,HanningChen/RISCV_Zynq_Rocket,283500545,Verilog,RISCV_Zynq_Rocket,11309,0,2020-08-03 05:27:43+00:00,[],None
508,https://github.com/AIloveAllen/test.git,2020-07-29 07:05:06+00:00,test,0,AIloveAllen/test,283424951,Verilog,test,66,0,2020-07-29 07:14:08+00:00,[],None
509,https://github.com/FTZEIO/v587.git,2020-07-27 04:47:48+00:00,,0,FTZEIO/v587,282796560,Verilog,v587,33164,0,2020-08-04 06:49:08+00:00,[],None
510,https://github.com/karanbirsandhu/FPGA-Pipeling-and-Clock-Gating.git,2020-07-10 16:52:14+00:00,,0,karanbirsandhu/FPGA-Pipeling-and-Clock-Gating,278686926,Verilog,FPGA-Pipeling-and-Clock-Gating,728,0,2020-07-10 16:55:36+00:00,[],None
511,https://github.com/DilekaNanayakkara31/VHDL-and-Verilog-mini-projects.git,2020-07-16 09:36:49+00:00,"This folder contains a Two bit comparator,  Majority vote selector, One bit full adder, Binary counter, Memory unit, Finite state machine and an ALU built with both VHDL and Verilog languages.",0,DilekaNanayakkara31/VHDL-and-Verilog-mini-projects,280113697,Verilog,VHDL-and-Verilog-mini-projects,6,0,2020-07-16 15:49:22+00:00,[],None
512,https://github.com/mwalle/sl28cpld.git,2020-07-12 22:34:12+00:00,An open source CPLD implementation for the Kontron SMARC-sAL28 board.,0,mwalle/sl28cpld,279159128,Verilog,sl28cpld,86,0,2022-01-21 22:37:17+00:00,[],
513,https://github.com/yasharzb/CArch_13982.git,2020-07-13 10:41:57+00:00,,0,yasharzb/CArch_13982,279274095,Verilog,CArch_13982,2589,0,2020-07-13 10:45:17+00:00,[],None
514,https://github.com/sebajor/go_board.git,2020-07-19 22:40:49+00:00,go board projects,0,sebajor/go_board,280963032,Verilog,go_board,3183,0,2021-02-18 00:53:47+00:00,[],https://api.github.com/licenses/gpl-3.0
515,https://github.com/TourTerrible/FPGA-clock.git,2020-07-18 17:56:15+00:00,Verilog Digital Clock on FPGA,0,TourTerrible/FPGA-clock,280710241,Verilog,FPGA-clock,195,0,2020-08-01 18:45:52+00:00,[],None
516,https://github.com/bhupeshnihal/Low-Power-Unsigned-Multiplier.git,2020-07-24 05:55:52+00:00,Implementation of an approximate low power unsigned multiplier with configurable error recovery,1,bhupeshnihal/Low-Power-Unsigned-Multiplier,282135529,Verilog,Low-Power-Unsigned-Multiplier,6,0,2020-07-24 05:57:16+00:00,[],None
517,https://github.com/murtaza854/CA-Project.git,2020-06-26 10:49:37+00:00,,0,murtaza854/CA-Project,275133536,Verilog,CA-Project,1428,0,2020-06-28 18:51:39+00:00,[],None
518,https://github.com/brandonEsquivel/Mux-FSM-DataBus-inversor.git,2020-06-26 10:43:59+00:00," The following code shows the implementation of a finite state machine (fsm) and a parameterized Mux that receives an input bus of size BUS_DATA_SIZE and is divided into WORD_NUM words of size WORD_SIZE. This bus is inverted at the output, for example, if 0xABCD is received, 0xDCBA is obtained at the output.",0,brandonEsquivel/Mux-FSM-DataBus-inversor,275132601,Verilog,Mux-FSM-DataBus-inversor,59,0,2020-06-27 01:55:43+00:00,[],https://api.github.com/licenses/mit
519,https://github.com/ramutosan29/projectlab.git,2020-07-05 20:18:00+00:00,Project Lab,0,ramutosan29/projectlab,277376800,Verilog,projectlab,5,0,2020-07-19 19:58:01+00:00,[],None
520,https://github.com/sweetpotatofarm/NCTU-2-2-ComputerOrganization.git,2020-07-14 01:57:18+00:00,"computer organization homework in NCTU second year, second semester ",0,sweetpotatofarm/NCTU-2-2-ComputerOrganization,279455486,Verilog,NCTU-2-2-ComputerOrganization,26307,0,2020-07-14 02:03:35+00:00,[],None
521,https://github.com/PedroIniguezHuerta/UART-verilog-FPGA-implementation.git,2020-07-17 16:53:39+00:00,This repository contains a simple UART verilog implementation on FPGA,0,PedroIniguezHuerta/UART-verilog-FPGA-implementation,280478824,Verilog,UART-verilog-FPGA-implementation,2,0,2020-07-17 16:55:54+00:00,[],None
522,https://github.com/SwethaManickavasagam/Verilog-Half-adder.git,2020-07-16 14:44:29+00:00,"This trove consists of verilog code,RTL,simulation output,testbench of Half adder in all three levels of modeling(gate level,data flow and behavioral model) ",0,SwethaManickavasagam/Verilog-Half-adder,280179424,Verilog,Verilog-Half-adder,486,0,2020-07-16 17:08:35+00:00,[],None
523,https://github.com/SantoshSrivatsan24/single_cycle_datapath.git,2020-07-17 06:49:40+00:00,Implementation of a single cycle datapath for an 8-bit RISC V processor with a reduced instruction set.,0,SantoshSrivatsan24/single_cycle_datapath,280349244,Verilog,single_cycle_datapath,112,0,2020-07-17 09:44:01+00:00,['processor-architecture'],None
524,https://github.com/davbo/Learning_MiSTer.git,2020-07-26 13:24:07+00:00,,0,davbo/Learning_MiSTer,282654901,Verilog,Learning_MiSTer,156,0,2020-07-26 13:35:09+00:00,[],https://api.github.com/licenses/gpl-2.0
525,https://github.com/kuoyaoming93/gf_operations.git,2020-07-24 12:48:16+00:00,,0,kuoyaoming93/gf_operations,282218222,Verilog,gf_operations,134,0,2021-05-19 10:09:06+00:00,[],None
526,https://github.com/XingyuXie1/RGB-WS2812B-.git,2020-07-26 09:58:57+00:00,RGB灯环时钟，SEASPARTAN 7,0,XingyuXie1/RGB-WS2812B-,282621905,Verilog,RGB-WS2812B-,20474,0,2020-08-04 03:47:24+00:00,[],None
527,https://github.com/ColistinLiang/maker-colorful-lights.git,2020-07-26 12:44:07+00:00,2020年新工科联盟-Xilinx暑期学校（Summer School）项目——创客彩灯,0,ColistinLiang/maker-colorful-lights,282647900,Verilog,maker-colorful-lights,25500,0,2020-08-05 07:39:43+00:00,[],None
528,https://github.com/CureYuri/CRC-Project.git,2020-07-26 12:16:50+00:00,2020-Xilinx-SummerSchool-Project,0,CureYuri/CRC-Project,282643339,Verilog,CRC-Project,669,0,2020-08-02 08:48:57+00:00,[],None
529,https://github.com/UsamaEmam/Digital-alarm.git,2020-07-23 03:45:03+00:00,,0,UsamaEmam/Digital-alarm,281843538,Verilog,Digital-alarm,23,0,2020-07-23 03:47:56+00:00,[],None
530,https://github.com/cristian856/HelloWolrd.git,2020-07-21 12:20:24+00:00,,1,cristian856/HelloWolrd,281390078,Verilog,HelloWolrd,143847,0,2020-07-21 12:21:19+00:00,[],
531,https://github.com/giorgioGunawan/frontPanelTesting.git,2020-07-23 00:21:12+00:00,,0,giorgioGunawan/frontPanelTesting,281810758,Verilog,frontPanelTesting,73091,0,2022-01-19 06:37:14+00:00,[],None
532,https://github.com/Kamil0232/FPGA---Procesor-.git,2020-07-26 12:13:25+00:00,FPGA processor in Verilog ,0,Kamil0232/FPGA---Procesor-,282642682,Verilog,FPGA---Procesor-,147,0,2020-07-26 12:16:33+00:00,[],None
533,https://github.com/XinkenZheng/CS147-Computer-Architecture.git,2020-07-27 04:40:14+00:00,"This is a course I took in San Jose State University, the language I used in this course is Java.",0,XinkenZheng/CS147-Computer-Architecture,282795440,Verilog,CS147-Computer-Architecture,4189,0,2020-07-27 05:03:02+00:00,[],None
534,https://github.com/jchamish/verilog-assignment.git,2020-07-23 23:54:15+00:00,School project in which we made a ALU and Decoder,0,jchamish/verilog-assignment,282080822,Verilog,verilog-assignment,8,0,2020-07-23 23:57:14+00:00,[],None
535,https://github.com/GauravKediyal/Fifo-Buffer.git,2020-07-24 01:31:16+00:00,,0,GauravKediyal/Fifo-Buffer,282093780,Verilog,Fifo-Buffer,2,0,2020-07-24 01:37:36+00:00,[],None
536,https://github.com/truongkhoa1799/VLSI.git,2020-07-24 12:38:13+00:00,,0,truongkhoa1799/VLSI,282216257,Verilog,VLSI,101,0,2020-08-03 16:15:18+00:00,[],None
537,https://github.com/camdenkr/RISC-V_Processor.git,2020-07-23 16:31:41+00:00,,0,camdenkr/RISC-V_Processor,282003092,Verilog,RISC-V_Processor,13,0,2020-07-23 16:37:33+00:00,[],None
538,https://github.com/Hrithik-Sahni/DAC-Digital_Alarm_Clock.git,2020-07-30 19:20:58+00:00,Implemented a Digital Alarm Clock using Verilog (HDL),0,Hrithik-Sahni/DAC-Digital_Alarm_Clock,283859038,Verilog,DAC-Digital_Alarm_Clock,6,0,2020-08-28 16:06:27+00:00,[],None
539,https://github.com/Yolo-X/summer-school.git,2020-07-26 02:55:01+00:00,,0,Yolo-X/summer-school,282563906,Verilog,summer-school,3,0,2020-08-05 07:54:35+00:00,[],None
540,https://github.com/stephengreer97/Power_ALU_8bit.git,2020-07-25 04:05:36+00:00,,0,stephengreer97/Power_ALU_8bit,282367421,Verilog,Power_ALU_8bit,5,0,2020-07-25 04:08:43+00:00,[],None
541,https://github.com/gurseerat17/TicTacToe.git,2020-07-02 22:26:30+00:00,,0,gurseerat17/TicTacToe,276756448,Verilog,TicTacToe,609,0,2020-07-02 22:30:28+00:00,[],None
542,https://github.com/hectam/examen-2-Dis.git,2020-07-03 00:02:37+00:00,,0,hectam/examen-2-Dis,276768054,Verilog,examen-2-Dis,2,0,2020-07-03 00:03:30+00:00,[],None
543,https://github.com/xl86305955/DIC-HW2-DIV.git,2020-07-03 08:31:38+00:00,,0,xl86305955/DIC-HW2-DIV,276849138,Verilog,DIC-HW2-DIV,23,0,2020-07-03 08:33:24+00:00,[],None
544,https://github.com/MajorMars/SysArch_Projekt.git,2020-06-30 14:08:42+00:00,SysArch 2020 Projekt,0,MajorMars/SysArch_Projekt,276117410,,SysArch_Projekt,220,0,2020-06-30 14:43:20+00:00,[],None
545,https://github.com/abzman/MDA-tester.git,2020-07-05 05:01:01+00:00,using a mojo v3 to generate an MDA video signal,0,abzman/MDA-tester,277234334,Verilog,MDA-tester,19,0,2023-06-06 05:27:20+00:00,[],None
546,https://github.com/tejas17shah/Pipelined-Implementation-of-MIPS32.git,2020-07-05 12:13:19+00:00,"As a part of the ""Hardware Modelling using Verilog"" course, developed and simulated a pipelined implementation of MIPS32 processor",0,tejas17shah/Pipelined-Implementation-of-MIPS32,277295375,Verilog,Pipelined-Implementation-of-MIPS32,3,0,2020-07-05 12:18:31+00:00,[],None
547,https://github.com/tytra-gu/tybec.git,2020-07-28 08:54:06+00:00,The TyTra backend,0,tytra-gu/tybec,283156043,Verilog,tybec,44347,0,2020-07-29 14:29:21+00:00,[],https://api.github.com/licenses/gpl-3.0
548,https://github.com/revaldinho/oap.git,2020-07-28 20:44:41+00:00,,0,revaldinho/oap,283323611,Verilog,oap,36,0,2020-08-06 18:32:28+00:00,[],https://api.github.com/licenses/gpl-2.0
549,https://github.com/skybob22/MIPS_Processor_CMPE140.git,2020-07-29 01:06:39+00:00,Final project for digital design class. We were tasked with creating a pipelined MIPS processor with data forwarding and hazard detection,0,skybob22/MIPS_Processor_CMPE140,283363755,Verilog,MIPS_Processor_CMPE140,9,0,2020-07-29 01:12:25+00:00,[],None
550,https://github.com/mashin93/FPGA-Sensor-Implementation.git,2020-06-25 23:49:39+00:00,,0,mashin93/FPGA-Sensor-Implementation,275037475,Verilog,FPGA-Sensor-Implementation,986,0,2020-06-25 23:56:57+00:00,[],None
551,https://github.com/shayunak/CA_CA4.git,2020-07-08 19:04:05+00:00,Pipe Line Processor design with verilog,0,shayunak/CA_CA4,278172214,Verilog,CA_CA4,165,0,2020-08-07 11:30:25+00:00,[],None
552,https://github.com/CRTao/DCP3362_Computer-Organization.git,2020-07-14 10:32:32+00:00,,0,CRTao/DCP3362_Computer-Organization,279555121,Verilog,DCP3362_Computer-Organization,3863,0,2020-07-14 10:32:50+00:00,[],None
553,https://github.com/EV19-RISC-V/HDL.git,2020-07-06 23:52:12+00:00,,0,EV19-RISC-V/HDL,277672825,Verilog,HDL,2898,0,2020-08-02 21:43:10+00:00,[],None
554,https://github.com/Soumendu003/Thermal_Aware_Placement.git,2020-07-06 15:51:40+00:00,,0,Soumendu003/Thermal_Aware_Placement,277585126,Verilog,Thermal_Aware_Placement,11882,0,2020-08-01 05:09:52+00:00,[],None
555,https://github.com/Txxx926/MIPsBased-CPU-Implementation.git,2020-06-29 05:51:48+00:00,A mips-based CPU ,0,Txxx926/MIPsBased-CPU-Implementation,275742626,Verilog,MIPsBased-CPU-Implementation,19,0,2022-10-07 02:21:41+00:00,[],None
556,https://github.com/zaq851017/University_homework.git,2020-06-29 07:46:16+00:00,,0,zaq851017/University_homework,275765338,Verilog,University_homework,27799,0,2020-10-20 07:24:33+00:00,[],None
557,https://github.com/liyg1998/LDPC-small.git,2020-07-01 10:56:26+00:00,,1,liyg1998/LDPC-small,276353317,Verilog,LDPC-small,650,0,2020-07-01 11:02:28+00:00,[],None
558,https://github.com/Yuhung-Huang/DIC_HW5.git,2020-07-01 09:16:28+00:00,,0,Yuhung-Huang/DIC_HW5,276332031,Verilog,DIC_HW5,12990,0,2020-07-03 08:11:18+00:00,[],None
559,https://github.com/1998Isabel/2020CAD_Contest_Problem_A.git,2020-07-03 09:09:41+00:00,,0,1998Isabel/2020CAD_Contest_Problem_A,276856988,Verilog,2020CAD_Contest_Problem_A,1619,0,2020-07-03 13:08:34+00:00,[],None
560,https://github.com/MuhammedDiaa/Chipions-19_SPqM.git,2020-07-15 18:17:00+00:00,"Digital Design project: ATM system: an embedded system to monitor the client queue in front of the tellers. The proposed system, called SBQMTM, is to display various information about the status of the queue",0,MuhammedDiaa/Chipions-19_SPqM,279944093,Verilog,Chipions-19_SPqM,956,0,2020-07-15 18:20:03+00:00,[],None
561,https://github.com/tomjlw/FPGA-Prototyping.git,2020-07-18 00:37:55+00:00,FPGA Projects with Xilinix Spartan-3,0,tomjlw/FPGA-Prototyping,280552053,Verilog,FPGA-Prototyping,17212,0,2020-07-18 01:24:01+00:00,[],None
562,https://github.com/kenmaro3/fpga_kit.git,2020-07-12 01:04:29+00:00,,0,kenmaro3/fpga_kit,278967624,Verilog,fpga_kit,62970,0,2020-07-25 01:39:13+00:00,[],None
563,https://github.com/karanbirsandhu/FPGA-Cache-Memory-Design.git,2020-07-10 16:49:14+00:00,,0,karanbirsandhu/FPGA-Cache-Memory-Design,278686338,Verilog,FPGA-Cache-Memory-Design,17,0,2020-07-10 16:50:45+00:00,[],https://api.github.com/licenses/gpl-3.0
564,https://github.com/jayasankha1010/Verilog_.git,2020-07-07 06:02:32+00:00,Codes written while learning Verilog for FPGA designing,0,jayasankha1010/Verilog_,277730873,Verilog,Verilog_,9,0,2020-07-07 06:48:02+00:00,[],None
565,https://github.com/EstherCS/CS250_lab.git,2020-07-08 06:58:18+00:00,computer organization lab code,0,EstherCS/CS250_lab,278014138,Verilog,CS250_lab,6502,0,2020-07-08 06:59:18+00:00,[],None
566,https://github.com/kekellner/digital1_lab03.git,2020-07-30 09:20:09+00:00,,1,kekellner/digital1_lab03,283726072,Verilog,digital1_lab03,109,0,2022-05-18 23:34:48+00:00,[],None
567,https://github.com/pmalex/crossbar-task.git,2020-06-26 19:45:53+00:00,,0,pmalex/crossbar-task,275235044,Verilog,crossbar-task,309,0,2023-01-28 13:45:42+00:00,[],None
568,https://github.com/josh-macfie/FunctionUnit.git,2020-07-05 20:39:49+00:00,Function unit which ultimately ties into a micro controller and contains an ALU and shifter.,0,josh-macfie/FunctionUnit,277379829,Verilog,FunctionUnit,14,0,2020-07-13 01:58:00+00:00,[],None
569,https://github.com/rthomp10/sunday_verilog.git,2020-07-06 01:19:18+00:00,Sunday evening Verilog designs for exercising the brain,0,rthomp10/sunday_verilog,277413382,Verilog,sunday_verilog,910,0,2020-07-29 23:53:08+00:00,[],None
570,https://github.com/fish1004/vlsi.git,2020-07-02 08:38:31+00:00,vlsi work,0,fish1004/vlsi,276593532,Verilog,vlsi,1753,0,2020-07-02 08:41:55+00:00,[],None
571,https://github.com/Wenuo/Password.git,2020-06-30 13:38:35+00:00,VerilogHDL password,0,Wenuo/Password,276109426,Verilog,Password,8,0,2020-06-30 13:48:23+00:00,[],None
572,https://github.com/Wenuo/vendingMachine.git,2020-06-30 13:49:46+00:00, FPGA Project,0,Wenuo/vendingMachine,276112364,Verilog,vendingMachine,8,0,2020-06-30 13:52:38+00:00,[],None
573,https://github.com/rhushikeshprabhune/Implementation-of-G-gate-in-Long-Short-Term-Memory-LSTM-cell.git,2020-07-05 06:23:53+00:00,,0,rhushikeshprabhune/Implementation-of-G-gate-in-Long-Short-Term-Memory-LSTM-cell,277243827,Verilog,Implementation-of-G-gate-in-Long-Short-Term-Memory-LSTM-cell,1170,0,2024-03-12 02:23:31+00:00,[],None
574,https://github.com/Service-Oriented-Memory-Architecure/SOMA-demo.git,2020-07-08 19:25:22+00:00,,0,Service-Oriented-Memory-Architecure/SOMA-demo,278176422,Verilog,SOMA-demo,34013,0,2020-11-20 16:16:48+00:00,[],https://api.github.com/licenses/mit
575,https://github.com/bridgeL/guidedfilter-by-verilog.git,2020-07-10 11:47:28+00:00,face_blur,0,bridgeL/guidedfilter-by-verilog,278620220,Verilog,guidedfilter-by-verilog,11688,0,2020-07-11 04:15:23+00:00,[],https://api.github.com/licenses/mit
576,https://github.com/Arexh/DegitalDesign-Elevator.git,2020-07-15 14:33:55+00:00,,0,Arexh/DegitalDesign-Elevator,279892100,Verilog,DegitalDesign-Elevator,1932,0,2020-07-15 14:41:28+00:00,[],None
577,https://github.com/MuzzzammilMia/alu.git,2020-07-14 09:35:17+00:00,A basic ALU that performs basic operations.,0,MuzzzammilMia/alu,279542908,Verilog,alu,37,0,2020-07-19 18:48:53+00:00,[],None
578,https://github.com/hanseanpei/Lab_training.git,2020-07-27 10:19:42+00:00,2020_summer_EECS_lab_training,0,hanseanpei/Lab_training,282862571,Verilog,Lab_training,4312,0,2020-07-27 11:00:47+00:00,[],None
579,https://github.com/0601712706017129/labfwxyn.git,2020-07-26 03:33:21+00:00,,0,0601712706017129/labfwxyn,282568515,Verilog,labfwxyn,4136,0,2020-08-01 03:06:37+00:00,[],None
580,https://github.com/Pooria0098/MIPS_Processor.git,2020-07-25 18:29:47+00:00,Single Sycle 32_bit MIPS processor with VERILOG,0,Pooria0098/MIPS_Processor,282502401,Verilog,MIPS_Processor,3142,0,2021-03-04 19:23:20+00:00,[],None
581,https://github.com/vieczorkamil/Stopwatch-FPGA.git,2020-07-21 15:55:48+00:00,Basic university project of stopwatch in Verilog ,0,vieczorkamil/Stopwatch-FPGA,281441763,Verilog,Stopwatch-FPGA,2,0,2020-07-21 17:23:40+00:00,[],None
582,https://github.com/cristian856/LeFlow.git,2020-07-21 12:36:41+00:00,,1,cristian856/LeFlow,281393647,Verilog,LeFlow,143847,0,2020-07-21 12:37:33+00:00,[],
583,https://github.com/zhang834958/HelloWorld.git,2020-07-28 04:40:51+00:00,A Test,0,zhang834958/HelloWorld,283100994,Verilog,HelloWorld,6,0,2020-07-28 07:17:19+00:00,[],None
584,https://github.com/mkw18/ChargePhone.git,2020-07-29 15:50:13+00:00,,0,mkw18/ChargePhone,283540554,Verilog,ChargePhone,7875,0,2020-07-30 08:41:23+00:00,[],None
585,https://github.com/Andyan0313/Num_Recognize.git,2020-07-30 05:12:24+00:00,Num_Recognize,0,Andyan0313/Num_Recognize,283675570,Verilog,Num_Recognize,6954,0,2020-07-30 05:27:46+00:00,[],None
586,https://github.com/bastihan-chirino/Tarea_Verilog.git,2020-06-29 22:04:12+00:00,Tarea_Verilog,0,bastihan-chirino/Tarea_Verilog,275935724,Verilog,Tarea_Verilog,8,0,2020-06-29 22:13:18+00:00,[],None
587,https://github.com/prathikprasad/Booth_Multiplier.git,2020-07-03 11:36:20+00:00,,0,prathikprasad/Booth_Multiplier,276885178,Verilog,Booth_Multiplier,649,0,2020-07-03 11:36:54+00:00,[],None
588,https://github.com/mohammad9908/m4j0rt0m.git,2020-07-02 18:43:19+00:00,correction+simulations of questions verilog ,0,mohammad9908/m4j0rt0m,276721606,Verilog,m4j0rt0m,463,0,2020-07-03 09:59:37+00:00,[],None
589,https://github.com/isaacdvid1596/DisenoSistemasLogicosEX2.git,2020-07-03 00:05:09+00:00,,0,isaacdvid1596/DisenoSistemasLogicosEX2,276768364,Verilog,DisenoSistemasLogicosEX2,5,0,2020-07-03 00:08:39+00:00,[],None
590,https://github.com/ahmed-afify/openFPGA.git,2020-07-02 23:35:18+00:00,,0,ahmed-afify/openFPGA,276764858,Verilog,openFPGA,163468,0,2020-10-06 12:07:17+00:00,[],None
591,https://github.com/khjsla/DigitalLogicCircuit.git,2020-07-22 17:34:59+00:00,with ModelSim,0,khjsla/DigitalLogicCircuit,281742878,Verilog,DigitalLogicCircuit,1129,0,2020-07-22 17:37:38+00:00,[],None
592,https://github.com/adithyasrinivas11/computer-architecture-lab.git,2020-07-12 13:34:33+00:00,Sem6 CA lab assignment and project,0,adithyasrinivas11/computer-architecture-lab,279071159,Verilog,computer-architecture-lab,710,0,2022-03-23 05:57:54+00:00,[],None
593,https://github.com/AhmedMostafa98/arichmetic-circuits-verilog.git,2020-07-20 15:07:56+00:00,implemetation of some arithmetic circuits,0,AhmedMostafa98/arichmetic-circuits-verilog,281149511,Verilog,arichmetic-circuits-verilog,12,0,2020-07-25 04:43:36+00:00,[],None
594,https://github.com/tsubasa123/Digital-Alarm-Clock-design-in-Quartus.git,2020-07-20 17:32:50+00:00,This is a project that is simulated in ModelSim and synthesised in Intel QuartusPrime..,0,tsubasa123/Digital-Alarm-Clock-design-in-Quartus,281183956,Verilog,Digital-Alarm-Clock-design-in-Quartus,2415,0,2020-08-01 17:20:11+00:00,[],None
595,https://github.com/HanningChen/Zynq-BOOM.git,2020-07-21 02:01:43+00:00,,1,HanningChen/Zynq-BOOM,281270396,Verilog,Zynq-BOOM,4729,0,2020-07-21 02:04:39+00:00,[],None
596,https://github.com/sarit-b100/MIPS-32bit-pipelined.git,2020-07-21 14:10:41+00:00,,0,sarit-b100/MIPS-32bit-pipelined,281415755,Verilog,MIPS-32bit-pipelined,205,0,2020-07-21 14:55:29+00:00,[],None
597,https://github.com/halleysg/mips-cpu-sdig.git,2020-07-29 20:41:24+00:00,Arquitetura RISC implementada em FPGA baseada em um MIPS simplificado.,0,halleysg/mips-cpu-sdig,283598329,Verilog,mips-cpu-sdig,165605,0,2020-07-30 00:54:57+00:00,"['mips', 'assembly']",None
598,https://github.com/kowalewskijan/fpga-tool-perf-cores.git,2020-06-26 12:09:48+00:00,,0,kowalewskijan/fpga-tool-perf-cores,275147374,Verilog,fpga-tool-perf-cores,3,0,2020-06-29 16:08:32+00:00,[],None
599,https://github.com/CRTao/DCP2109_Digital-Circuit-Lab.git,2020-07-14 10:29:41+00:00,,0,CRTao/DCP2109_Digital-Circuit-Lab,279554490,Verilog,DCP2109_Digital-Circuit-Lab,7812,0,2020-07-14 10:29:58+00:00,[],None
600,https://github.com/SwethaManickavasagam/Verilog-OR.git,2020-07-16 13:45:40+00:00,"This trove consists of verilog code,RTL,simulation output,testbench of OR gate in all three levels of modeling(gate level,data flow and behavioral model)",0,SwethaManickavasagam/Verilog-OR,280165222,Verilog,Verilog-OR,443,0,2020-07-16 13:58:31+00:00,[],None
601,https://github.com/hasubhaipatel/UVM-based-testbench-for-functional-verification-of-APB-master-and-slave.git,2020-07-14 16:27:26+00:00,"UVM based reusable, layered testbench for functional verification of APB protocol",0,hasubhaipatel/UVM-based-testbench-for-functional-verification-of-APB-master-and-slave,279637482,,UVM-based-testbench-for-functional-verification-of-APB-master-and-slave,3,0,2020-11-30 03:33:28+00:00,[],None
602,https://github.com/vostolaza/Lab07.git,2020-07-19 22:10:00+00:00,,0,vostolaza/Lab07,280959287,Verilog,Lab07,6,0,2020-07-20 17:57:01+00:00,[],None
603,https://github.com/Vamsi995/RISC-V-Single-Cycle-Processor.git,2020-07-22 12:01:47+00:00,,0,Vamsi995/RISC-V-Single-Cycle-Processor,281665610,Verilog,RISC-V-Single-Cycle-Processor,222,0,2020-07-22 18:34:38+00:00,[],None
604,https://github.com/jonfast565/8bit-workshop-test-pink.git,2020-07-26 19:55:17+00:00,A pink display of sheer horror.,0,jonfast565/8bit-workshop-test-pink,282722934,Verilog,8bit-workshop-test-pink,5,0,2020-07-26 19:55:30+00:00,[],https://api.github.com/licenses/cc0-1.0
605,https://github.com/Pooria0098/HDL_Game.git,2020-07-18 08:43:48+00:00, Verilog Game,0,Pooria0098/HDL_Game,280617202,Verilog,HDL_Game,554,0,2020-12-01 14:55:45+00:00,[],None
606,https://github.com/eslam2xm/alarm-clock.git,2020-07-20 09:39:11+00:00,,0,eslam2xm/alarm-clock,281075444,Verilog,alarm-clock,2,0,2020-07-20 16:54:19+00:00,[],None
607,https://github.com/royanandj/FPGA-based-vending-machine.git,2020-07-18 17:39:01+00:00,An FPGA based vending machine under development.,0,royanandj/FPGA-based-vending-machine,280707385,Verilog,FPGA-based-vending-machine,4,0,2022-03-10 04:55:27+00:00,[],None
608,https://github.com/sireesha54/siri-verilog-AMBA3-APB.git,2020-07-30 04:50:44+00:00,,0,sireesha54/siri-verilog-AMBA3-APB,283672484,Verilog,siri-verilog-AMBA3-APB,3,0,2020-07-30 07:00:17+00:00,[],None
609,https://github.com/Cue19275/digital1_lab3_Cue.git,2020-07-30 22:42:06+00:00,Práctica 3 del laboratorio de Digital 1 UVG,0,Cue19275/digital1_lab3_Cue,283890981,Verilog,digital1_lab3_Cue,1469,0,2020-08-03 02:58:10+00:00,[],None
610,https://github.com/Yuhung-Huang/DIC_HW4.git,2020-07-01 09:13:40+00:00,,0,Yuhung-Huang/DIC_HW4,276331411,Verilog,DIC_HW4,2111,0,2020-07-03 08:16:41+00:00,[],None
611,https://github.com/penguinleo/UartWithoutBusInterface.git,2020-06-30 12:12:15+00:00,The bus interface was removed in this version of UART module,0,penguinleo/UartWithoutBusInterface,276088716,Verilog,UartWithoutBusInterface,205,0,2021-03-05 17:22:16+00:00,[],None
612,https://github.com/amirhmi/MIPS-Multi-Cycle.git,2020-07-03 08:15:19+00:00,Implementing MIPS multi-cycle with verilog,0,amirhmi/MIPS-Multi-Cycle,276845840,Verilog,MIPS-Multi-Cycle,7,0,2020-07-03 08:16:38+00:00,[],None
613,https://github.com/axde954e6/NCTU_digital_circuit_design_109.git,2020-07-08 13:41:33+00:00,,0,axde954e6/NCTU_digital_circuit_design_109,278100005,Verilog,NCTU_digital_circuit_design_109,67533,0,2023-01-28 13:48:45+00:00,[],None
614,https://github.com/dkh111/yaoyaole-design.git,2020-07-26 12:38:12+00:00,Xilinx-Summer School-project,0,dkh111/yaoyaole-design,282646934,Verilog,yaoyaole-design,1730,0,2020-08-02 04:18:30+00:00,[],None
615,https://github.com/rkalnins/HDLBits-Verilog.git,2020-07-26 02:08:08+00:00,Learning Verilog with HDLBits problem sets,0,rkalnins/HDLBits-Verilog,282558443,Verilog,HDLBits-Verilog,7,0,2020-07-26 15:03:07+00:00,[],None
616,https://github.com/CHill-Three/vivado.projects.git,2020-07-29 20:58:10+00:00,This is the personal portfolio of Charles Hill's Xilinx Vivado projects. The projects featured in this portfolio were created using the Artix-7 FPGA Family (Package: cpg236)(Part ID: xc7a35tcpg236-1). Built using Markdown.,0,CHill-Three/vivado.projects,283601233,Verilog,vivado.projects,44023,0,2022-08-02 04:56:46+00:00,[],None
617,https://github.com/Kiran760043/Dual-Edge-Binary-Counter.git,2020-07-07 13:05:47+00:00,FPGA Programs,0,Kiran760043/Dual-Edge-Binary-Counter,277818817,Verilog,Dual-Edge-Binary-Counter,61,0,2020-07-07 13:07:17+00:00,[],None
618,https://github.com/davidwang200099/a-naive-Y86_64-implementation.git,2020-07-07 03:11:09+00:00,,0,davidwang200099/a-naive-Y86_64-implementation,277704140,Verilog,a-naive-Y86_64-implementation,27,0,2020-07-11 00:12:07+00:00,[],None
619,https://github.com/Dj-Polyester/CENG232-verilog-hws.git,2020-06-28 20:35:46+00:00,,0,Dj-Polyester/CENG232-verilog-hws,275663892,Verilog,CENG232-verilog-hws,3559,0,2024-02-04 23:09:54+00:00,[],None
620,https://github.com/weidingliu/Mips-CPU.git,2020-07-05 12:38:22+00:00,A multi cycle MIPS CPU implemented by Verilog,1,weidingliu/Mips-CPU,277299317,Verilog,Mips-CPU,14,0,2023-12-29 03:30:18+00:00,[],https://api.github.com/licenses/mit
621,https://github.com/Mcyber04/VLSI.git,2020-06-30 16:28:33+00:00,,0,Mcyber04/VLSI,276153254,Verilog,VLSI,9,0,2024-03-29 19:30:28+00:00,[],None
622,https://github.com/maheshabburi/verilog.git,2020-06-25 10:30:03+00:00,,0,maheshabburi/verilog,274888481,Verilog,verilog,56,0,2020-06-25 10:35:50+00:00,[],None
623,https://github.com/caglasen/simpleProcessorDesignInVerilog.git,2020-06-26 17:53:44+00:00,A simple processor design in Verilog,0,caglasen/simpleProcessorDesignInVerilog,275216045,Verilog,simpleProcessorDesignInVerilog,1364,0,2023-01-28 13:57:10+00:00,[],None
624,https://github.com/maheshbhatk/RealTimeClock.git,2020-06-26 09:29:04+00:00,Real Time Clock(RTC) on 7-segment display.Implementation on FPGA,0,maheshbhatk/RealTimeClock,275119459,Verilog,RealTimeClock,8,0,2020-06-26 10:00:07+00:00,[],None
625,https://github.com/OyamaPlati/EEE4120F_YODA.git,2020-06-27 21:38:35+00:00,,0,OyamaPlati/EEE4120F_YODA,275457373,Verilog,EEE4120F_YODA,1084,0,2020-06-27 22:13:49+00:00,[],None
626,https://github.com/Aoun-Hussain/A-Single-Cyle-RISC-V-Processor.git,2020-07-07 04:12:11+00:00,This is a public repository for a single cycle RISC-V processor capable of executing bubble sort. The processor consists of a 64 bit ALU. ,1,Aoun-Hussain/A-Single-Cyle-RISC-V-Processor,277714030,Verilog,A-Single-Cyle-RISC-V-Processor,6,0,2020-07-07 04:20:10+00:00,[],None
627,https://github.com/bigbird2444/chip.git,2020-06-29 12:13:09+00:00,verilog likes risc-v,0,bigbird2444/chip,275804628,Verilog,chip,1,0,2020-06-29 12:15:32+00:00,[],None
628,https://github.com/Yuhung-Huang/DIC_HW1.git,2020-07-01 09:01:53+00:00,,0,Yuhung-Huang/DIC_HW1,276328753,Verilog,DIC_HW1,635,0,2020-07-03 08:19:06+00:00,[],None
629,https://github.com/beknazar1/fpga-button-led.git,2020-07-20 05:51:39+00:00,,0,beknazar1/fpga-button-led,281026218,Verilog,fpga-button-led,1,0,2020-07-21 03:43:40+00:00,[],None
630,https://github.com/Jamesedwar/A-Hybrid-Natural-Language-Processor-for-Speech-Processing.git,2020-07-12 08:36:36+00:00,Real-time VLSI baed NLP Processor,0,Jamesedwar/A-Hybrid-Natural-Language-Processor-for-Speech-Processing,279024327,Verilog,A-Hybrid-Natural-Language-Processor-for-Speech-Processing,269,0,2020-07-12 08:47:31+00:00,[],None
631,https://github.com/mkw18/SingleCPU.git,2020-07-29 15:22:23+00:00,,0,mkw18/SingleCPU,283534261,Verilog,SingleCPU,26345,0,2020-07-29 15:28:32+00:00,[],None
632,https://github.com/id523a/Computer12.git,2020-07-26 09:56:21+00:00,"A 12-bit processor architecture, to be implemented on an FPGA.",0,id523a/Computer12,282621469,Verilog,Computer12,185,0,2020-11-14 14:19:34+00:00,[],None
633,https://github.com/sarit-b100/FPGA-calculator.git,2020-07-24 11:35:50+00:00,,0,sarit-b100/FPGA-calculator,282203689,Verilog,FPGA-calculator,4,0,2020-07-24 11:45:41+00:00,[],None
634,https://github.com/appydam/FIFO-buffer-VERILOG-.git,2020-07-24 12:12:54+00:00,,0,appydam/FIFO-buffer-VERILOG-,282211228,Verilog,FIFO-buffer-VERILOG-,2,0,2020-07-24 12:13:30+00:00,[],None
635,https://github.com/callmebohdan/Single-Cycle-MIPS32-processor.git,2020-07-30 09:49:38+00:00,Single-Cycle MIPS32 processor,0,callmebohdan/Single-Cycle-MIPS32-processor,283732781,Verilog,Single-Cycle-MIPS32-processor,158,0,2020-10-05 00:13:22+00:00,[],https://api.github.com/licenses/gpl-3.0
636,https://github.com/LukeLIN-web/verilog.git,2020-07-30 09:51:57+00:00,常用组合电路模块的设计与应用,0,LukeLIN-web/verilog,283733290,Verilog,verilog,64,0,2020-07-30 10:34:58+00:00,[],None
637,https://github.com/sharmavins23/Five-Stage-Datapath.git,2020-07-09 21:43:22+00:00,"A simplified version of a MIPS assembly architecture based datapath, created for my computer architecture class.",1,sharmavins23/Five-Stage-Datapath,278477158,Verilog,Five-Stage-Datapath,203,0,2022-09-13 19:51:43+00:00,[],https://api.github.com/licenses/mit
638,https://github.com/YeisonRP/Proyecto_electrico.git,2020-07-11 03:38:51+00:00,Contiene archivos relacionados al proyecto eléctrico llamado: Integración de una librería de celdas estándar.,0,YeisonRP/Proyecto_electrico,278781441,Verilog,Proyecto_electrico,119,0,2020-07-11 03:54:19+00:00,[],None
639,https://github.com/huyujia1018/timelogger.git,2020-07-14 02:15:39+00:00,a electric project for sophomore students:大二电子技术实践结课设计,0,huyujia1018/timelogger,279458818,Verilog,timelogger,9026,0,2020-07-14 03:02:42+00:00,[],None
640,https://github.com/arzadok/SEED-Algorithm.git,2020-06-30 08:43:29+00:00,FPGA Implementation of the SEED Encryption Algorithm - Xilinx competition,0,arzadok/SEED-Algorithm,276045042,Verilog,SEED-Algorithm,27299,0,2020-06-30 21:37:21+00:00,[],None
641,https://github.com/Waitti-long/SimpleCPU.git,2020-07-04 16:10:25+00:00,2020-数电-课程设计,0,Waitti-long/SimpleCPU,277143535,Verilog,SimpleCPU,7793,0,2020-12-16 14:13:38+00:00,[],None
642,https://github.com/e60369/Verilog_ASCII_Decoder.git,2020-07-04 16:21:55+00:00,,0,e60369/Verilog_ASCII_Decoder,277145474,Verilog,Verilog_ASCII_Decoder,1,0,2020-07-11 14:04:45+00:00,[],None
643,https://github.com/SwethaManickavasagam/Verilog-NOR.git,2020-07-16 14:06:57+00:00,"This trove consists of verilog code,RTL,simulation output,testbench of NOR gate in all three levels of modeling(gate level,data flow and behavioral model)",0,SwethaManickavasagam/Verilog-NOR,280170325,Verilog,Verilog-NOR,456,0,2020-07-16 14:10:32+00:00,[],None
644,https://github.com/JohnKim29/Digital_Logic_Design.git,2020-07-09 03:31:41+00:00,Studying Digital Logic,0,JohnKim29/Digital_Logic_Design,278253851,Verilog,Digital_Logic_Design,1,0,2020-07-09 03:47:02+00:00,[],None
645,https://github.com/gehhilfe/dma_read_controller.git,2020-07-27 13:45:40+00:00,,0,gehhilfe/dma_read_controller,282910820,Verilog,dma_read_controller,26,0,2020-07-27 13:46:39+00:00,[],None
646,https://github.com/johnMamish/verilator-examples.git,2020-07-18 18:12:39+00:00,"Some basic examples of Verilator testbenches, for posterity.",0,johnMamish/verilator-examples,280712944,Verilog,verilator-examples,2,0,2020-07-18 18:29:14+00:00,[],None
647,https://github.com/tes-gfx/terasic-de10-nano-rev-b.git,2020-07-20 13:06:31+00:00,Quartus project for TES IP Evaluation Kit on Terasic DE10 Nano Revision B,0,tes-gfx/terasic-de10-nano-rev-b,281118742,Verilog,terasic-de10-nano-rev-b,37,0,2020-07-22 09:21:07+00:00,[],None
648,https://github.com/diegoreyning/Exam_DD.git,2020-07-26 02:10:14+00:00,,0,diegoreyning/Exam_DD,282558693,Verilog,Exam_DD,7,0,2020-09-04 22:01:27+00:00,[],None
649,https://github.com/tcnj-elc411/vlsi_for_sig_img_vid.git,2020-07-26 02:37:17+00:00,"Fall 2020 - ELC 470 - VLSI for DSP, Image and Video Processing",0,tcnj-elc411/vlsi_for_sig_img_vid,282561797,Verilog,vlsi_for_sig_img_vid,85196,0,2020-11-17 05:17:08+00:00,[],None
650,https://github.com/adwranovsky/crc8.git,2020-07-25 03:38:08+00:00,A formally-proven crc8 module written in Verilog,1,adwranovsky/crc8,282364034,Verilog,crc8,80,0,2020-12-04 02:48:36+00:00,[],
651,https://github.com/EdwardRzayev/Verilog-chip-design.git,2020-06-25 21:20:02+00:00,,0,EdwardRzayev/Verilog-chip-design,275017338,Verilog,Verilog-chip-design,51,0,2020-06-25 22:41:11+00:00,[],None
652,https://github.com/rmital589/Parking-Meter.git,2020-07-03 05:13:26+00:00,,0,rmital589/Parking-Meter,276813169,Verilog,Parking-Meter,28,0,2020-07-03 05:14:15+00:00,[],None
653,https://github.com/AhmedMostafa98/spi_master_slave_8bit.git,2020-06-25 02:48:51+00:00,8bit master and slave spi,0,AhmedMostafa98/spi_master_slave_8bit,274815800,Verilog,spi_master_slave_8bit,4,0,2020-06-30 19:45:05+00:00,[],None
654,https://github.com/victorgfb/manga-color.git,2020-07-10 14:43:28+00:00,,0,victorgfb/manga-color,278658105,Verilog,manga-color,21304,0,2020-07-10 14:44:24+00:00,[],None
655,https://github.com/RuoyuLiu-ASE/experiment6_process.git,2020-07-10 20:28:03+00:00,This is for back up of expriment6,0,RuoyuLiu-ASE/experiment6_process,278727167,Verilog,experiment6_process,36,0,2020-07-10 20:47:15+00:00,[],https://api.github.com/licenses/mit
656,https://github.com/WeLET-chao/Learn-Git.git,2020-07-06 01:51:11+00:00,,0,WeLET-chao/Learn-Git,277418002,Verilog,Learn-Git,1,0,2020-07-06 02:59:19+00:00,[],None
657,https://github.com/RNO-G/firmware-radiant.git,2020-07-09 19:04:18+00:00,Firmware for the RADIANT 24-ch digitizer/trigger,0,RNO-G/firmware-radiant,278448197,Verilog,firmware-radiant,448,0,2023-05-12 12:13:28+00:00,['daq'],None
658,https://github.com/t-dasun/RSA.git,2020-07-09 13:41:53+00:00,rsa/euclidean algorithm/primilty test,0,t-dasun/RSA,278375625,Verilog,RSA,15,0,2020-10-20 11:59:09+00:00,[],None
659,https://github.com/Jennyying/csc258.git,2020-07-10 14:51:49+00:00,,0,Jennyying/csc258,278660168,Verilog,csc258,64240,0,2020-07-10 20:54:18+00:00,[],None
660,https://github.com/SwethaManickavasagam/Verilog-NAND.git,2020-07-16 14:16:25+00:00,"This trove consists of verilog code,RTL,simulation output,testbench of NAND gate in all three levels of modeling(gate level,data flow and behavioral model)",0,SwethaManickavasagam/Verilog-NAND,280172621,Verilog,Verilog-NAND,453,0,2020-07-16 14:20:57+00:00,[],None
661,https://github.com/keyonhome/MIPS_CPU.git,2020-07-06 10:38:09+00:00,This project aim to build a RISC -MIPS CPU based on FPGA,0,keyonhome/MIPS_CPU,277513670,Verilog,MIPS_CPU,14,0,2020-07-06 10:46:19+00:00,[],None
662,https://github.com/FiltheThrill/PipeLinedRiscV.git,2020-07-16 16:33:25+00:00,,0,FiltheThrill/PipeLinedRiscV,280204466,Verilog,PipeLinedRiscV,1166,0,2020-07-16 16:36:36+00:00,[],None
663,https://github.com/lihengtao/Organization-MultiCPU.git,2020-06-29 02:16:29+00:00,Project2 for Organization course,1,lihengtao/Organization-MultiCPU,275709346,Verilog,Organization-MultiCPU,43,0,2020-06-30 15:34:15+00:00,[],None
664,https://github.com/xl86305955/DIC-HW4-RC4.git,2020-06-30 07:14:54+00:00,,0,xl86305955/DIC-HW4-RC4,276025947,Verilog,DIC-HW4-RC4,1253,0,2020-07-03 08:13:22+00:00,[],None
665,https://github.com/lcjack31/RPN-Calculator-On-FPGA.git,2020-06-26 03:07:57+00:00,Project is implemented on Altera DE1-SoC development board,0,lcjack31/RPN-Calculator-On-FPGA,275062683,Verilog,RPN-Calculator-On-FPGA,567,0,2020-06-26 03:10:56+00:00,[],None
666,https://github.com/Aluso315/CA-Lab-Project.git,2020-06-26 15:59:47+00:00,,0,Aluso315/CA-Lab-Project,275194776,Verilog,CA-Lab-Project,15,0,2020-06-26 18:30:37+00:00,[],None
667,https://github.com/AiTran/DIC.git,2020-07-03 10:38:32+00:00,Digital IC Design,0,AiTran/DIC,276874830,Verilog,DIC,4787,0,2020-07-03 11:16:30+00:00,[],None
668,https://github.com/e60369/Verilog_ALU.git,2020-07-04 16:20:48+00:00,,0,e60369/Verilog_ALU,277145305,Verilog,Verilog_ALU,2,0,2020-07-11 14:00:46+00:00,[],None
669,https://github.com/yasho2249/fpga-verilog.git,2020-07-06 03:39:39+00:00,Example of few mini-projects and components developed for fpga in verilog using vivado,0,yasho2249/fpga-verilog,277435212,Verilog,fpga-verilog,6763,0,2020-07-06 03:44:06+00:00,[],None
670,https://github.com/Wonicon/BitsLevelMask.git,2020-07-05 17:35:02+00:00,Convert a word-level mask to bits-level mask.,0,Wonicon/BitsLevelMask,277352005,Verilog,BitsLevelMask,1,0,2020-07-05 17:40:27+00:00,[],None
671,https://github.com/bulicp/ELM_Mitchw6.git,2020-07-06 13:05:16+00:00,,0,bulicp/ELM_Mitchw6,277543868,Verilog,ELM_Mitchw6,6,0,2020-07-06 14:26:01+00:00,[],https://api.github.com/licenses/bsd-3-clause
672,https://github.com/happyhappy-jun/Verilog-Gate-Level-Pong-Game.git,2020-07-06 12:51:29+00:00,,0,happyhappy-jun/Verilog-Gate-Level-Pong-Game,277540850,Verilog,Verilog-Gate-Level-Pong-Game,1029,0,2020-07-06 13:03:38+00:00,[],None
673,https://github.com/shjiang-yang/SDRAM_controller.git,2020-07-14 13:54:01+00:00,SDRAM控制器,0,shjiang-yang/SDRAM_controller,279599025,Verilog,SDRAM_controller,1310,0,2020-08-13 07:28:49+00:00,[],None
674,https://github.com/XAWalter/Jax.git,2020-07-15 08:14:54+00:00,,0,XAWalter/Jax,279808341,Verilog,Jax,10840,0,2020-09-06 19:10:23+00:00,[],None
675,https://github.com/john-1109/Max7219.git,2020-07-15 20:29:40+00:00,display 8X8 matrix LED with FPGA,1,john-1109/Max7219,279971369,Verilog,Max7219,7,0,2020-09-30 15:01:07+00:00,"['matrix', 'led', 'verilog', 'max7219']",https://api.github.com/licenses/mit
676,https://github.com/Dmml0621/VE370p2.git,2020-07-25 05:00:47+00:00,,0,Dmml0621/VE370p2,282374086,Verilog,VE370p2,13,0,2020-07-25 05:09:14+00:00,[],None
677,https://github.com/mv123453715/CCU_2019_Digital-Systems-Lab..git,2020-07-01 03:34:30+00:00,,0,mv123453715/CCU_2019_Digital-Systems-Lab.,276268354,Verilog,CCU_2019_Digital-Systems-Lab.,36601,0,2020-07-01 03:53:12+00:00,[],None
678,https://github.com/CCUWayen/DIC.git,2020-06-30 07:05:32+00:00,,0,CCUWayen/DIC,276023982,Verilog,DIC,20692,0,2020-06-30 07:06:46+00:00,[],None
679,https://github.com/GuyMaor/VerilogToolkit.git,2020-07-20 17:11:27+00:00,Modules created for FPGA usage,0,GuyMaor/VerilogToolkit,281179339,Verilog,VerilogToolkit,1,0,2020-07-20 21:28:50+00:00,[],None
680,https://github.com/15895885352/note.git,2020-07-17 03:14:36+00:00,,0,15895885352/note,280314855,Verilog,note,41,0,2021-04-06 14:50:33+00:00,[],None
681,https://github.com/pcotret/codec-on-fpga.git,2020-07-17 12:05:16+00:00,,0,pcotret/codec-on-fpga,280414021,Verilog,codec-on-fpga,593,0,2020-07-17 12:13:46+00:00,[],None
682,https://github.com/maghasemzadeh/Semi-Mips.git,2020-07-19 12:17:33+00:00,Computer Architecture Mips Project Spring 2020 at Sharif University of Technology,0,maghasemzadeh/Semi-Mips,280859216,Verilog,Semi-Mips,2966,0,2020-08-05 07:43:58+00:00,[],None
683,https://github.com/ashan8k/Fibonacci-LFSRs.git,2020-07-18 18:52:05+00:00,Verilog implementation of Fibonacci Linear feedback shift register,0,ashan8k/Fibonacci-LFSRs,280719232,Verilog,Fibonacci-LFSRs,5,0,2020-07-18 19:04:43+00:00,[],https://api.github.com/licenses/mit
684,https://github.com/Yaswant-kowtha/UART.git,2020-07-29 18:23:54+00:00,,0,Yaswant-kowtha/UART,283572539,Verilog,UART,3,0,2020-07-29 18:25:01+00:00,[],None
685,https://github.com/kekellner/Lab03-Ejemplo.git,2020-07-30 18:44:24+00:00,,0,kekellner/Lab03-Ejemplo,283852156,Verilog,Lab03-Ejemplo,1,0,2020-07-30 18:47:05+00:00,[],None
686,https://github.com/MichaelBittencourt/Simple-CPU.git,2020-07-05 19:19:33+00:00,,0,MichaelBittencourt/Simple-CPU,277368272,Verilog,Simple-CPU,586,0,2020-07-05 19:20:13+00:00,[],None
687,https://github.com/sifferman/Verilog-BrainFuzz-Interpreter.git,2020-07-06 22:49:56+00:00,,0,sifferman/Verilog-BrainFuzz-Interpreter,277664670,Verilog,Verilog-BrainFuzz-Interpreter,23,0,2020-07-25 02:18:17+00:00,[],None
688,https://github.com/Waxpple/1d_cellular_automata.git,2020-07-07 03:35:23+00:00,,0,Waxpple/1d_cellular_automata,277708149,Verilog,1d_cellular_automata,583,0,2020-07-07 03:52:00+00:00,[],None
689,https://github.com/chenzheng0801/MIPS-CPU.git,2020-07-16 00:12:40+00:00,,0,chenzheng0801/MIPS-CPU,280010878,Verilog,MIPS-CPU,238,0,2020-07-26 04:16:10+00:00,[],None
690,https://github.com/SwethaManickavasagam/Verilog-EXOR.git,2020-07-16 14:23:36+00:00,"This trove consists of verilog code,RTL,simulation output,testbench of EX-OR gate in all three levels of modeling(gate level,data flow and behavioral model)",0,SwethaManickavasagam/Verilog-EXOR,280174425,Verilog,Verilog-EXOR,470,0,2020-07-16 14:31:33+00:00,[],None
691,https://github.com/mohammadrezaabdi/CA-Project-2020.git,2020-07-15 22:04:58+00:00,,1,mohammadrezaabdi/CA-Project-2020,279990096,Verilog,CA-Project-2020,38476,0,2020-08-09 12:34:09+00:00,[],None
692,https://github.com/SwethaManickavasagam/Verilog-NOT.git,2020-07-16 13:13:21+00:00,"This trove consists of verilog code,RTL,simulation output,testbench of NOT gate in all three levels of modeling(gate level,data flow and behavioral model)",0,SwethaManickavasagam/Verilog-NOT,280157889,Verilog,Verilog-NOT,393,0,2020-07-16 17:07:50+00:00,[],None
693,https://github.com/vutkarsh01/MIPS-Processor.git,2020-07-15 18:21:11+00:00,A 2-stage Pipelined MIPS Processor in Verilog .,0,vutkarsh01/MIPS-Processor,279944936,Verilog,MIPS-Processor,502,0,2021-01-09 06:53:55+00:00,[],None
694,https://github.com/Manarabdelaty/Tutorial-3.git,2020-06-29 21:53:23+00:00,,0,Manarabdelaty/Tutorial-3,275933932,Verilog,Tutorial-3,1501,0,2020-07-14 16:10:21+00:00,[],None
695,https://github.com/deenee13/VirtualBot_UsingFPGA.git,2020-06-29 00:58:44+00:00,,0,deenee13/VirtualBot_UsingFPGA,275697007,Verilog,VirtualBot_UsingFPGA,1487,0,2020-06-29 01:00:06+00:00,[],None
696,https://github.com/RuochenDai78/EEE6323_AVLSI_32_Bit_Mips.git,2020-07-04 21:05:47+00:00,This project implements a 32-bit MIPS processor with forwarding and hazard detection module,0,RuochenDai78/EEE6323_AVLSI_32_Bit_Mips,277185156,Verilog,EEE6323_AVLSI_32_Bit_Mips,122,0,2020-07-04 21:17:03+00:00,[],None
697,https://github.com/very3b/debug.git,2020-07-06 08:14:32+00:00,,0,very3b/debug,277482418,Verilog,debug,2,0,2020-07-06 10:29:25+00:00,[],None
698,https://github.com/roger-tseng/single-cycle-cpu.git,2020-07-06 02:47:04+00:00,Group final project of Computer Architecture class in Spring 2020. A single-cycle RISC-V CPU written in Verilog that supports multi-cycle multiplication/division operations. Project details are listed in Final_Project.pdf,0,roger-tseng/single-cycle-cpu,277427143,Verilog,single-cycle-cpu,526,0,2020-07-06 03:03:28+00:00,[],None
699,https://github.com/doodhJalebi/RISC-V-Processor.git,2020-07-04 16:37:12+00:00,,0,doodhJalebi/RISC-V-Processor,277147934,Verilog,RISC-V-Processor,254,0,2020-07-04 16:37:33+00:00,[],None
700,https://github.com/HardSnap/periperals_corpus.git,2020-07-03 06:59:07+00:00,Peripherals IP blocks used for evaluating HardSnap,0,HardSnap/periperals_corpus,276830823,Verilog,periperals_corpus,1344,0,2020-11-15 18:44:37+00:00,[],None
701,https://github.com/dsriaditya999/ProjVeri.git,2020-07-08 07:11:58+00:00,Some interesting HDL (Verilog) Projects,0,dsriaditya999/ProjVeri,278017209,Verilog,ProjVeri,1521,0,2020-07-08 07:22:50+00:00,[],https://api.github.com/licenses/mit
702,https://github.com/rmital589/Snake-Game-.git,2020-07-03 05:14:38+00:00,,0,rmital589/Snake-Game-,276813329,Verilog,Snake-Game-,74,0,2020-07-03 05:15:53+00:00,[],None
703,https://github.com/minhnvl/Digital_IC_Design.git,2020-07-03 11:21:54+00:00,Digital IC Design,0,minhnvl/Digital_IC_Design,276882497,Verilog,Digital_IC_Design,28403,0,2020-09-18 04:03:27+00:00,[],None
704,https://github.com/ivaniusss/single_cycle.git,2020-06-25 16:17:52+00:00,single cycle datapath architecture,0,ivaniusss/single_cycle,274962091,Verilog,single_cycle,23,0,2020-07-02 18:27:01+00:00,[],None
705,https://github.com/suxb201/simple_rv32i_cpu.git,2020-06-28 06:39:26+00:00,🖥 计组课设：rv32i 指令集的简单实现,0,suxb201/simple_rv32i_cpu,275523703,Verilog,simple_rv32i_cpu,48,0,2023-04-17 10:49:50+00:00,[],https://api.github.com/licenses/mit
706,https://github.com/OmemaA/Single-Cycle-RISC-V-Processor.git,2020-06-28 18:51:42+00:00,,0,OmemaA/Single-Cycle-RISC-V-Processor,275648458,Verilog,Single-Cycle-RISC-V-Processor,374,0,2020-06-28 22:02:46+00:00,[],None
707,https://github.com/msalman-abid/Pipelined_RISC_V.git,2020-06-28 18:54:29+00:00,Files containing implementations of RISC-V with limited instruction support.,0,msalman-abid/Pipelined_RISC_V,275648891,Verilog,Pipelined_RISC_V,17,0,2021-04-25 18:45:15+00:00,[],https://api.github.com/licenses/mit
708,https://github.com/Albertzhangfine/interleaver.git,2020-07-29 04:38:06+00:00,a basic 7*40 interleaver and deinterleaver coded in verilog,0,Albertzhangfine/interleaver,283399240,Verilog,interleaver,2,0,2020-07-29 04:40:22+00:00,[],None
709,https://github.com/diaojd/Verilog-practise-in-HDLBits.git,2020-06-25 01:49:00+00:00,,0,diaojd/Verilog-practise-in-HDLBits,274807615,Verilog,Verilog-practise-in-HDLBits,14,0,2020-07-01 02:07:55+00:00,[],None
710,https://github.com/wait-how/Echo.git,2020-06-25 03:59:58+00:00,,0,wait-how/Echo,274825023,Verilog,Echo,49,0,2022-01-06 00:48:34+00:00,[],None
711,https://github.com/isaacdvid1596/Pacoman.git,2020-06-26 14:20:31+00:00,a verilog game,0,isaacdvid1596/Pacoman,275173546,Verilog,Pacoman,43,0,2020-07-03 22:41:47+00:00,[],None
712,https://github.com/khayamx/DEA-YODA-Project.git,2020-06-26 19:12:28+00:00,Data Encryption Accelerator for EEE4120 YODA project,0,khayamx/DEA-YODA-Project,275229615,Verilog,DEA-YODA-Project,8,0,2020-06-26 20:08:06+00:00,[],None
713,https://github.com/howaboutdat/Digital-System-Design.git,2020-07-30 01:18:09+00:00,,0,howaboutdat/Digital-System-Design,283637930,Verilog,Digital-System-Design,120,0,2022-03-03 18:13:30+00:00,[],None
714,https://github.com/Nuthi-Sriram/Verilog.git,2020-07-28 14:17:43+00:00,,0,Nuthi-Sriram/Verilog,283233590,Verilog,Verilog,361,0,2021-10-02 04:02:04+00:00,[],None
715,https://github.com/zhangshao-code/code_store.git,2020-07-28 12:29:48+00:00,,0,zhangshao-code/code_store,283206120,Verilog,code_store,3249,0,2020-07-28 12:48:37+00:00,[],None
716,https://github.com/zhangyongzhi/Xilinx_Find_Fish_Team.git,2020-07-26 09:25:49+00:00,Xilinx_Find_Fish_Team,0,zhangyongzhi/Xilinx_Find_Fish_Team,282616889,Verilog,Xilinx_Find_Fish_Team,82291,0,2020-08-01 09:35:52+00:00,[],None
717,https://github.com/ranjan-yadav/Print-Name-using-Verilog.git,2020-07-09 02:54:43+00:00,This code provide you accessibility to type statements/name/word into the waveform using Verilog. Used basic State machine. Refer Test Bench for how to give input pattern. I have used ISE design Suite by xilinx as tool,0,ranjan-yadav/Print-Name-using-Verilog,278247122,Verilog,Print-Name-using-Verilog,34,0,2020-07-09 02:59:34+00:00,[],None
718,https://github.com/ben-paulson/digital-logic-fpga.git,2020-07-06 17:57:28+00:00,A set of programs that implement basic digital design logic circuits on a Basys 3 FPGA board,0,ben-paulson/digital-logic-fpga,277612540,Verilog,digital-logic-fpga,2231,0,2020-09-22 03:36:03+00:00,[],None
719,https://github.com/dtraychev/ina_i2c.git,2020-07-05 10:40:51+00:00,SystemVerilog Simple I2C master slave modules.,0,dtraychev/ina_i2c,277280367,Verilog,ina_i2c,14,0,2020-07-12 11:26:19+00:00,[],None
720,https://github.com/ajakubek/bin2dec.git,2020-07-05 13:25:16+00:00,,0,ajakubek/bin2dec,277306930,Verilog,bin2dec,2,0,2020-07-05 13:25:35+00:00,[],None
721,https://github.com/shally520/summer-test.git,2020-07-04 11:23:44+00:00,项目描述,1,shally520/summer-test,277095976,Verilog,summer-test,1147,0,2020-11-02 12:29:42+00:00,[],None
722,https://github.com/prashanthjonna/iVerilog-codes.git,2020-07-04 16:11:55+00:00,,0,prashanthjonna/iVerilog-codes,277143803,Verilog,iVerilog-codes,4,0,2020-07-04 16:13:29+00:00,[],None
723,https://github.com/PamVoy/FPGA_Verilog_clock.git,2020-07-14 06:03:56+00:00,FPGA Verilog project : clock,0,PamVoy/FPGA_Verilog_clock,279497167,Verilog,FPGA_Verilog_clock,20,0,2022-09-21 15:15:19+00:00,[],None
724,https://github.com/SoumitraDixit/AHB_ABP_BRIDGE.git,2020-07-21 12:44:51+00:00,,0,SoumitraDixit/AHB_ABP_BRIDGE,281395435,Verilog,AHB_ABP_BRIDGE,4,0,2020-07-21 12:51:06+00:00,[],None
725,https://github.com/MichaelNguyenz229/DMA.git,2020-07-15 22:02:20+00:00,,0,MichaelNguyenz229/DMA,279989647,Verilog,DMA,3730,0,2020-08-12 21:40:21+00:00,[],None
726,https://github.com/LoesterFranco/cyclone86.git,2020-07-10 22:56:00+00:00,"Процессор 386/486/586/686/Pentium 1,2,3/Core/Core Duo/AMD64 и другие для DE0 Cyclone V",0,LoesterFranco/cyclone86,278748470,,cyclone86,150,0,2021-09-23 07:02:32+00:00,[],https://api.github.com/licenses/gpl-3.0
727,https://github.com/SantoshSrivatsan24/pipelined_datapath.git,2020-07-17 07:31:25+00:00,Implementation of a pipelined datapath for a 32-bit RISC V processor with a reduced instruction set.,0,SantoshSrivatsan24/pipelined_datapath,280357851,Verilog,pipelined_datapath,92,0,2020-07-17 09:43:46+00:00,['processor-architecture'],None
728,https://github.com/aniket0511/Hardware-accelerated-similarity-search-using-multi-index-Hashing.git,2020-07-15 17:25:24+00:00,,0,aniket0511/Hardware-accelerated-similarity-search-using-multi-index-Hashing,279933263,Verilog,Hardware-accelerated-similarity-search-using-multi-index-Hashing,492,0,2020-08-15 19:52:55+00:00,[],None
729,https://github.com/shenbc/MIPS--single-multi-microsystem.git,2020-07-14 03:50:04+00:00,BJUT course design,0,shenbc/MIPS--single-multi-microsystem,279475240,Verilog,MIPS--single-multi-microsystem,2403,0,2022-03-01 06:46:09+00:00,[],None
730,https://github.com/dengsenhit/garbage.git,2020-07-13 15:12:09+00:00,the beginning of a frash man,0,dengsenhit/garbage,279337110,Verilog,garbage,1887,0,2020-11-03 10:39:46+00:00,[],None
731,https://github.com/JimWongM/lo0gson.git,2020-07-08 08:26:13+00:00,,0,JimWongM/lo0gson,278033173,Verilog,lo0gson,62,0,2020-07-08 08:28:12+00:00,[],None
732,https://github.com/johnMamish/yosys-nextpnr-upduino.git,2020-07-22 21:16:36+00:00,A few example projects to sanity check basics on the upduino board,1,johnMamish/yosys-nextpnr-upduino,281784794,Verilog,yosys-nextpnr-upduino,542,0,2021-07-12 19:46:51+00:00,[],None
733,https://github.com/FoolDresden/MIPS-Processor.git,2020-07-17 15:27:43+00:00,A reduced instruction set MIPS Processor with Pipelining,1,FoolDresden/MIPS-Processor,280460029,Verilog,MIPS-Processor,4,0,2020-07-17 15:29:30+00:00,[],None
734,https://github.com/Gnomy17/CORDIC.git,2020-07-15 13:52:11+00:00,,0,Gnomy17/CORDIC,279881617,Verilog,CORDIC,5001,0,2020-08-02 08:11:32+00:00,[],None
735,https://github.com/BholaYadav/Cordic-Algorithm.git,2020-07-20 18:31:41+00:00,,0,BholaYadav/Cordic-Algorithm,281196401,Verilog,Cordic-Algorithm,432,0,2020-07-20 19:18:27+00:00,[],None
736,https://github.com/AshishAttri/verilog.git,2020-07-05 08:02:24+00:00,,0,AshishAttri/verilog,277257287,Verilog,verilog,4,0,2020-12-21 08:52:06+00:00,[],None
737,https://github.com/Hasitha199310/Mini-Projects.git,2020-07-11 01:55:21+00:00,,0,Hasitha199310/Mini-Projects,278768656,Verilog,Mini-Projects,20,0,2020-08-16 06:53:39+00:00,[],None
738,https://github.com/marcomontagna/university.git,2020-07-11 16:03:35+00:00,University projects,0,marcomontagna/university,278895242,Verilog,university,38408,0,2020-07-11 20:33:40+00:00,[],None
739,https://github.com/KyleAlanJeffrey/Floppy-Slug.git,2020-07-07 04:00:37+00:00,,0,KyleAlanJeffrey/Floppy-Slug,277712255,Verilog,Floppy-Slug,1202,0,2020-07-07 04:19:20+00:00,[],None
740,https://github.com/Dianeswarr/-Interfacing-with-a-Serial-Keyboard.git,2020-07-06 16:10:47+00:00, Designed a circuit and interfaced it with an external serial keyboard. Used simulator,0,Dianeswarr/-Interfacing-with-a-Serial-Keyboard,277589602,Verilog,-Interfacing-with-a-Serial-Keyboard,3,0,2020-07-06 16:20:02+00:00,[],None
741,https://github.com/amirhmi/MIPS-SingleCycle.git,2020-07-03 08:10:45+00:00,Implementation MIPS single cycle with verily,0,amirhmi/MIPS-SingleCycle,276844914,Verilog,MIPS-SingleCycle,215,0,2020-07-03 08:13:32+00:00,[],None
742,https://github.com/amirhmi/DirectMapCache.git,2020-07-03 08:23:07+00:00,Implementing Direct Map Data Cache using Verilog,0,amirhmi/DirectMapCache,276847423,Verilog,DirectMapCache,550,0,2020-07-03 08:41:18+00:00,[],None
743,https://github.com/snapdensing/numato-waxwing.git,2020-07-14 02:45:35+00:00,Various mini-projects exploring the Waxwing board's capabilities,0,snapdensing/numato-waxwing,279463986,Verilog,numato-waxwing,36,0,2022-05-13 02:56:40+00:00,[],None
744,https://github.com/josh-macfie/Ultra96_Blink.git,2020-07-18 19:53:55+00:00,Code used in video for RTL used to drive external pin.,0,josh-macfie/Ultra96_Blink,280728588,Verilog,Ultra96_Blink,1,0,2020-07-18 19:57:02+00:00,[],None
745,https://github.com/kamal2919/RISC-MIPS32-processor.git,2020-07-26 12:26:29+00:00,,0,kamal2919/RISC-MIPS32-processor,282644883,Verilog,RISC-MIPS32-processor,9,0,2020-07-26 12:40:07+00:00,[],None
746,https://github.com/NatsukiNateYamashita/NTU2019_ComputerArchitecture_TermProject.git,2020-07-27 15:12:45+00:00,Computer Architecture Assignments,0,NatsukiNateYamashita/NTU2019_ComputerArchitecture_TermProject,282934405,Verilog,NTU2019_ComputerArchitecture_TermProject,1628,0,2021-09-18 06:57:54+00:00,[],None
747,https://github.com/neftalics/P1-ARCH-.git,2020-07-22 16:02:16+00:00,,0,neftalics/P1-ARCH-,281722787,Verilog,P1-ARCH-,6062,0,2022-11-15 01:32:25+00:00,[],None
748,https://github.com/nilswiersma/opentitan-aes-netlist.git,2020-07-29 17:17:20+00:00,testbench for opentitan aes + verilator + yosys commands ,0,nilswiersma/opentitan-aes-netlist,283559125,Verilog,opentitan-aes-netlist,7,0,2020-08-10 12:32:47+00:00,[],None
749,https://github.com/UsamaEmam/DMA.git,2020-07-23 02:51:15+00:00,,1,UsamaEmam/DMA,281834407,Verilog,DMA,51,0,2020-08-15 00:53:53+00:00,[],None
750,https://github.com/KamyarNasiri/FUM_MIPS_PIPELINE_veilog.git,2020-07-17 17:37:27+00:00,,0,KamyarNasiri/FUM_MIPS_PIPELINE_veilog,280487766,,FUM_MIPS_PIPELINE_veilog,9,0,2022-08-28 07:58:46+00:00,[],None
751,https://github.com/whsksl0823/Verilog_uart.git,2020-07-18 08:01:24+00:00,#uart#uart#txrx232,0,whsksl0823/Verilog_uart,280610822,Verilog,Verilog_uart,4,0,2020-07-18 09:48:13+00:00,[],None
752,https://github.com/tweakoz/ultrazed_ev_cc_hello_pl.git,2020-07-18 02:18:52+00:00,minimal pl blinky example for ultrazed-ev-cc,0,tweakoz/ultrazed_ev_cc_hello_pl,280564474,Verilog,ultrazed_ev_cc_hello_pl,4,0,2020-07-18 02:23:32+00:00,[],None
753,https://github.com/MadushaShanaka/CO224-Computer-Architecture.git,2020-07-15 14:59:54+00:00,Lab exercises,0,MadushaShanaka/CO224-Computer-Architecture,279898578,Verilog,CO224-Computer-Architecture,121,0,2021-12-01 03:34:48+00:00,[],None
754,https://github.com/DevarakondaMohitVarsha/Single-Cycle-32-bit-MIPS-Processor.git,2020-07-15 14:15:19+00:00,"In this project we implement a single cycle 32 bit MIPS based processor in Verilog language. The processor supports various types of instructions that include Immediate (I) type, Register (R) type and Jump (J) type instructions.",0,DevarakondaMohitVarsha/Single-Cycle-32-bit-MIPS-Processor,279887430,Verilog,Single-Cycle-32-bit-MIPS-Processor,1569,0,2020-07-15 14:17:25+00:00,[],None
755,https://github.com/fat1nad/Computer-Architecture-Project.git,2020-07-15 19:38:46+00:00,Pipeline RISC-V Processor,0,fat1nad/Computer-Architecture-Project,279960775,Verilog,Computer-Architecture-Project,136,0,2020-07-15 19:42:16+00:00,[],None
756,https://github.com/mateonoel2/ProyectoArqui.git,2020-07-15 20:25:30+00:00,,0,mateonoel2/ProyectoArqui,279970526,Verilog,ProyectoArqui,28,0,2020-07-15 20:36:27+00:00,[],None
757,https://github.com/spugnut/FPGASDRAMController.git,2020-07-25 14:50:49+00:00,Basic SDRAM controller,0,spugnut/FPGASDRAMController,282464422,Verilog,FPGASDRAMController,706,0,2020-07-25 20:43:38+00:00,[],None
758,https://github.com/hygn/FPGADSP.git,2020-07-25 15:47:00+00:00,,0,hygn/FPGADSP,282474655,Verilog,FPGADSP,27,0,2020-09-06 14:35:40+00:00,[],https://api.github.com/licenses/gpl-3.0
759,https://github.com/Nymeria18/VGA-Controller-Verilog.git,2020-07-20 18:51:31+00:00,A VGA controller based on Basys 3 FPGA with a cool animation.,0,Nymeria18/VGA-Controller-Verilog,281200546,Verilog,VGA-Controller-Verilog,4,0,2020-07-20 18:52:06+00:00,[],None
760,https://github.com/eslam2xm/simple-PWM-generator.git,2020-06-30 13:08:49+00:00,,0,eslam2xm/simple-PWM-generator,276101746,Verilog,simple-PWM-generator,3,0,2020-06-30 13:23:00+00:00,[],None
761,https://github.com/Shifa-1995/shifa_vahora.git,2020-06-30 17:48:33+00:00,,0,Shifa-1995/shifa_vahora,276170300,Verilog,shifa_vahora,31,0,2020-10-01 17:34:55+00:00,[],None
762,https://github.com/saitama0300/DigitalArithmeticTopology.git,2020-06-26 19:44:45+00:00,,0,saitama0300/DigitalArithmeticTopology,275234863,Verilog,DigitalArithmeticTopology,274,0,2020-06-26 19:48:54+00:00,[],None
763,https://github.com/scyq/Principles-of-Computer-Organization-Assignment.git,2020-06-29 18:38:06+00:00,Principles of Computer Organization Assignment,0,scyq/Principles-of-Computer-Organization-Assignment,275897245,Verilog,Principles-of-Computer-Organization-Assignment,1672,0,2020-07-08 14:40:01+00:00,[],None
764,https://github.com/JorgeD13/Arqui_Proyect.git,2020-06-25 23:45:05+00:00,Proyecto de Arqui,0,JorgeD13/Arqui_Proyect,275036907,Verilog,Arqui_Proyect,55,0,2020-06-25 23:47:57+00:00,[],None
