# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do rsa_rfid_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid {C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:22 on Nov 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid" C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/rsa_rfid.v 
# -- Compiling module rsa_rfid
# 
# Top level modules:
# 	rsa_rfid
# End time: 23:28:22 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid {C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/mux2to1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:22 on Nov 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid" C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/mux2to1.v 
# -- Compiling module mux2to1
# 
# Top level modules:
# 	mux2to1
# End time: 23:28:22 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid {C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:22 on Nov 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid" C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/datapath.v 
# -- Compiling module dataPath
# 
# Top level modules:
# 	dataPath
# End time: 23:28:22 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid {C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/staticvalue.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:22 on Nov 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid" C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/staticvalue.v 
# -- Compiling module staticValue
# 
# Top level modules:
# 	staticValue
# End time: 23:28:22 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid {C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:22 on Nov 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid" C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/encrypt_decrypt.v 
# -- Compiling module encrypt_decrypt
# 
# Top level modules:
# 	encrypt_decrypt
# End time: 23:28:22 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid {C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/divider64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:22 on Nov 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid" C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/divider64.v 
# -- Compiling module divider64
# 
# Top level modules:
# 	divider64
# End time: 23:28:22 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid {C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/controlunit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:22 on Nov 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid" C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/controlunit.v 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 23:28:22 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid {C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/testRSA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:22 on Nov 13,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid" C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/testRSA.v 
# -- Compiling module testRSA
# 
# Top level modules:
# 	testRSA
# End time: 23:28:22 on Nov 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testRSA
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testRSA 
# Start time: 23:28:22 on Nov 13,2022
# Loading work.testRSA
# Loading work.rsa_rfid
# Loading work.dataPath
# Loading work.staticValue
# Loading work.mux2to1
# Loading work.encrypt_decrypt
# Loading work.divider64
# Loading lpm_ver.lpm_divide
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.controlUnit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/testRSA.v(46)
#    Time: 100035 ps  Iteration: 0  Instance: /testRSA
# Break in Module testRSA at C:/Users/Abdallah/Desktop/RSA/FPGA_RSA_UHF_RFID/rsa_rfid/testRSA.v line 46
# End time: 23:29:48 on Nov 13,2022, Elapsed time: 0:01:26
# Errors: 0, Warnings: 0
