================================================================================ 
Commit: 0182cd2e2098a2ce37345d2a00ac58c31b673144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:44:46 2022 +0530 
-------------------------------------------------------------------------------- 
Added  ClientOneSiliconPkg/SiPkg.dec and LICENSE.txt
Removed redundant files

-------------------------------------------------------------------------------- 
[Changed Files]
.pytool/CISettings.py
.pytool/ReadMe.md
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcie.h
ClientOneSiliconPkg/IpBlock/IpPcieSip17/Include/IpPcieConfig.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusArp.c
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.h
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.inf
ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusEntry.c
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt

================================================================================ 
Commit: bcbaa634679c9391de81978e72ab46fa1de041f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2404_00

Hsd-es-id: N/A
Original commit date: Thu Sep 29 05:14:26 2022 -0700
Original commit hash: 442b62c78dd79c81f638249d3b27b1c85d271329

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8e1868a4bdd4f8445751fdd678b932da189fcf20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:44 2022 +0530 
-------------------------------------------------------------------------------- 
Remote Platform Erase Option is listed under Platform Erase
After Flashing AMT disabled IFWI

[Issue Description]
"Remote Platform Erase" option is getting listed with AMT Disabled IFWI.

[Resolution]
"Remote Platform Erase" option should be suppress if
it is Consumer IFWI or CSME is not in normal mode.
And should be gray out if AMT is disabled.

Package/Module:
PlatSamplePkg/Features/PlatformErase

[Impacted Platform]
MTL

Hsd-es-id: 16018234471
Original commit date: Thu Sep 29 16:57:58 2022 +0800
Change-Id: I54293aab66204d2f60eddbf9c7c4573f1f1f2aa4
Original commit hash: 92b408126bb911905fca2084300a828744578952

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr

================================================================================ 
Commit: 2020930fc0cf169f9f9348188137261a3d552ed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:26 2022 +0530 
-------------------------------------------------------------------------------- 
TraceHub SCRPD1 is not configured along with PSMI

[Issue Description]
When first access to SCRPD1 in PSMI init, TraceHub is off.
Thus the rest of PSMI flow are skipped.
Tracehub is on after PSMI init.

[Resolution]
Move PSMI init after TraceHub init to ensure TraceHub is
on and SCRPD1 register is available.

Package/Module:
ClientOneSiliconPkg/Product/*/SiInit

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012057254
Original commit date: Thu Sep 29 16:21:10 2022 +0800
Change-Id: I311109fc1311bc2b1dc3cd80ac2be95faf307d4b
Original commit hash: d329f0e4b2a13e34c3ad0544c705f30a1cc3ad4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 8c19558166b5e8968698ca1c5af5a7d5195a348e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:23 2022 +0530 
-------------------------------------------------------------------------------- 
Drop DP-IN mux topology support for Type-C ports

[Feature Description]
Remove DP mux requirement for discrete TBT controller implementation
on hybrid systems (dGFx +iGFX)

Package/Module:
ClientOneSiliconPkg
MeteorLakeBoardPkg
MeteorLakeFspPkg
LunarLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012037609
Original commit date: Wed Sep 28 16:42:49 2022 +0800
Change-Id: I34629250ffac42452ebb5393db263058f78bfb59
Original commit hash: 06c397441a9bf333c7cd8a1b01fcc610768759e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/DpInPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyPreMemLibNull.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLib.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPreMemPolicyBoardConfigLibFsp.inf
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 11456c4dfa99ce5494f2fc078fc88f930ee4b281 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:20 2022 +0530 
-------------------------------------------------------------------------------- 
Bwg Rev2.8 changes:

[Feature Description]
1) [LNL]Update Gen3,4,5 EQ preset list.
2) [LNL] Pipe stage Delay
3) Program Membar

Package/Module:
PCIe

[Impacted Platform]
LNL

Hsd-es-id: 16018133594
Original commit date: Wed Jul 27 14:52:06 2022 +0530
Change-Id: Ic87a413c398a0d1e587351783a7ddc3fb01c50aa
Original commit hash: cbf536a5cbcabf33f49ff4ed575f5529a9f230be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: f1dbb0b7131962a38468129bf14f3db5da61c558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:16 2022 +0530 
-------------------------------------------------------------------------------- 
PSR Support for CSME unconfigure

[Issue Description]
PSR Support for CSME unconfigure

[Resolution]
send as success(1) and fail(0) for erase actions

Package/Module:
MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 13010135533
Original commit date: Mon Sep 12 13:05:06 2022 +0530
Change-Id: I3efe33b9235ed85fc48edc0a7a99fa7555f75b01
Original commit hash: 0f9ee8dbefccb808b133d5b7911b10d58b71bc91

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 374415cb5e48b89fae9b0c30c7bc029001f82e89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:13 2022 +0530 
-------------------------------------------------------------------------------- 
Set LLPC.AL1NTP to 1 for Gen4/Gen5 PCIe controllers.

[Feature Description]
MTL-P ASPM L1 device is not stopping PM enter L1 request, after
NAK is transmitted from controller. Failure seen with Laguna card
(randomly).

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018307261
Original commit date: Thu Sep 22 12:19:53 2022 +0200
Change-Id: I3f57c629d2d01bb591ef365976aad3ba7975229e
Original commit hash: 5f1525d891c3d519ecedb761f5ae3e532a9e9470

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: ac2b523a99a851c500fc2819575cc7b9b26b8521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS flow for CPU CrashLog

[Feature Description]
Update bios flow to align with spec

Package/Module:
LunarLakeBoardPkg/CrashLog

[Impacted Platform]
LNL

Hsd-es-id: 15011951746
Original commit date: Wed Sep 28 14:53:25 2022 +0800
Change-Id: I1f4850ef932237d42ae8d9833729604613ff3091
Original commit hash: 72beb399de7ca23e7fb94664213ee4571c31da54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/TelemetryRegs.h

================================================================================ 
Commit: 52d2d8840bad171935a2009f3e4d912ad36fb378 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:36:00 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unsupported EC commands

[Feature Description]
Remove the unsupported BIOS guard EC commands.

Package/Module:
EcFeaturePkg/BaseEcMiscLib

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011969447
Original commit date: Fri Sep 23 10:32:25 2022 +0800
Change-Id: Ic52a64cec511690d9cff50c915039d6db04f87a8
Original commit hash: af63239e098e5e6a4d5462659b0404218063f1ba

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/EcCommands.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 0cdf25e357881f8b5081428f283484af2884e3b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:35:51 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unused DxePolicyBoardConfigLib Dxe(Amt/Me)PolicyRestrictedLib

[Issue Description]
unused DxePolicyBoardConfigLib, DxeAmtPolicyRestrictedLib
and DxeMePolicyRestrictedLib

[Resolution]
Remove unused DxePolicyBoardConfigLib, DxeAmtPolicyRestrictedLib
and DxeMePolicyRestrictedLib.

Package/Module:DxePolicyBoardConfigLib, DxeAmtPolicyRestrictedLib
DxeMePolicyRestrictedLib

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15012039092
Original commit date: Wed Sep 28 15:59:46 2022 +0800
Change-Id: Ia5376505b2148f2135678457198542794bcab7b3
Original commit hash: d2535965e52bda7571dc7a08098a88fba33ab3d8

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakePlatSamplePkg/Include/Library/DxePolicyBoardConfigLib.h
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxeAmtPolicyBoardConfig.c
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxeMePolicyBoardConfig.c
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxePolicyBoardConfig.h
MeteorLakePlatSamplePkg/Library/DxePolicyBoardConfigLib/DxePolicyBoardConfigLib.inf
MeteorLakePlatSamplePkg/PlatformDxeLib.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/AmtPolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/AmtPolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/MePolicyInitDxe.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/MePolicyInitDxe.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/SaPolicyInitDxe.h

================================================================================ 
Commit: 9d1aefe333f86560eb9861c2cbb95aa4a3d6da1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:35:47 2022 +0530 
-------------------------------------------------------------------------------- 
MTL HAC: Restrictive CLOS way possibly causing IOC hang on PCIE ordering

[Feature Description]
Remove the BIOS WA for MTL-S B0

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018275220
Original commit date: Wed Sep 21 12:49:48 2022 +0530
Change-Id: Id09043f25dd42a61257d709552851838217f8b10
Original commit hash: c2a72a65ac71861cf039369fa2955c549fa691b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c

================================================================================ 
Commit: eeb9b04ea1200bbdb96d1ecc8955501498f4b1bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:35:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2403_01

Hsd-es-id: N/A
Original commit date: Wed Sep 28 21:33:40 2022 -0700
Original commit hash: 1f698cd574064fee7f6ed5688090af2cc51cc461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2786f06b4199987b1d2480810c0b169549bbbe17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:35:13 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.20.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 22015858973
Original commit date: Fri Sep 23 21:15:45 2022 -0700
Change-Id: I9f2c4ad4a1fc00d8c58363cc59cd563d16f505f0
Original commit hash: 02dda9b891b403aaa05dea6be2e69b78df29c9f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29938a9f3ca7ebc502c8ef1e58b8be9ac1b2e5ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:24:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 28 05:28:26 2022 +0000
Original commit date: Wed Sep 28 05:28:26 2022 +0000
Original commit hash: b88657f335c1eb068c2ff18ee26ba905eba31476

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7d60a694c0fa3f4ff6e86fe3d3ada0e3273a56c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:21:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Remove blank spaces from
ReleaseNotesMrcMtl file

[Feature Description]
Remove blank spaces from ReleaseNotesMrcMtl.txt file in order to
fix errors detected by git hooks.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015868199
Original commit date: Mon Sep 26 23:39:38 2022 -0700
Change-Id: I31c2e6732d6a9755adfa388a7f9eb4b25b6c2724
Original commit hash: 582f8309e1d927624558b951d8c130a1aeb40a9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: d9a27825abdecfdee94533e053fec7087243a343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:19:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Sep 28 04:53:38 2022 +0000
Original commit date: Wed Sep 28 04:53:38 2022 +0000
Original commit hash: 5874c29a813ed9b4514719dd137b5754fd954a6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a391e818014ce19334a7c7a1914811aa90f47f8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:19:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] Need to limit SAGV WP3 for LP5 2Rx8
to 4800 gear 4

[Feature Description]
MRC must set for LP5 2Rx8 only, SAGV WP as follows:
- LP5{WP0, WP1, WP2, WP3} = [3200 G4, 4267 G4, 4800 G4, 4800 G4]
- SAGV disable set 5600 G4

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015868276
Original commit date: Mon Sep 26 19:06:53 2022 -0700
Change-Id: Ide261abff4d98d44f88bdf20925fbe65a6c90d8d
Original commit hash: 8fa9b2c39643424958d90b2e763f47750bb67e41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 0c47248031bf727483b6bc6989ea8a04f9f6bf47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:19:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Sep 24 02:37:36 2022 +0000
Original commit date: Sat Sep 24 02:37:36 2022 +0000
Original commit hash: 70e722f5dd9d874a932d4f13200b75ba23bf9b20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a2ed78421e6c7474a3968855e2eda5042697e2a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:30 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Need to limit Max Freq for Lpddr5 2rank x8
configurations to 4800 gear 4

[Feature Description]
MRC must configure LP5 Frequencies as follows,
When SAGV is disabled FreqMax = 5600 by default
When SAGV is enabled
Default : LP5 [3200 G4, 4267 G4, 4800 G4, 5600 G4]
For 2Rx8: LP5 [3200 G4, 4267 G4, 4800 G4, 4800 G4]

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015858324
Original commit date: Fri Sep 16 16:58:42 2022 -0700
Change-Id: I3d545ba8995ae848cb90a902db5ac98665b87818
Original commit hash: c7ae90b4f7aed59c6649510641f9c38d2ca66e3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 06a36e54802a14e82022c3c808272474cdbdc97a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Sep 24 00:18:19 2022 +0000
Original commit date: Sat Sep 24 00:18:19 2022 +0000
Original commit hash: 1f16f7e57cb00c57fa18d6bce470cadf56f3773a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a9230fc678821ff42739db4e6a13fa44f5e911e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:23 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Add Read Dqs Sweep Limit
based on requirements

[Feature Description]
Add in sweep limits into the 1D training algorithms to prevent
sweeping past requirments.
Remove unused function MrcRxDqsSaturationCheck()

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015825611
Original commit date: Mon Sep 19 19:21:35 2022 -0700
Change-Id: Iad2116f15184b42edb3952f35187ab99968a0940
Original commit hash: a0e7df6e6af98b506c2956ef9b4af81995ed9a1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: fe0fbcde5acb0f409054ad780a258702bf5ca18e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 23 23:38:06 2022 +0000
Original commit date: Fri Sep 23 23:38:06 2022 +0000
Original commit hash: d2f09ad17bbf72f55adb9fcd7428ef9f10512d46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f23dd297e59fadc9fecf65498d52e3955c2f591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:15 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Enable DDRPRECOMP, RXSALCAL, DATAPILIN, CMDVC
training steps for LP5

[Feature Description]
(1) MRC must enable following training steps for LP5 by default
DDRPRECOMP
RXSALCAL
DATAPILIN
CMDVC

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015846482
Original commit date: Fri Sep 16 19:03:18 2022 -0700
Change-Id: Ib848b309c012a9d601c886c7e0b9daf773915633
Original commit hash: 2cc2c745ecd95680e3d2f2c5c30be303bbb8e27c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c4df71f1b63b397272fff91c82ce1cad5e47193a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 23 23:18:11 2022 +0000
Original commit date: Fri Sep 23 23:18:11 2022 +0000
Original commit hash: db686bed5c493945ef0ec2877eb95939cc941ec2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5ce75d504833dec70066823906a83045ad2188f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:08 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] 5600 enabling default Rd ODT settings especially
impacting 2r

[Feature Description]
Change LP5 CMOS RdOdt = 40ohms from 50ohms

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015846500
Original commit date: Fri Sep 16 17:18:12 2022 -0700
Change-Id: Id9f260dc2d79695e5d31922873822815ce1c719f
Original commit hash: a5e47ed7c9e3c5cc0e967df2ff7a5c149ca03dc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 29b39578e7e26c7d9fe1bde505e535690132a2cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 23 23:02:33 2022 +0000
Original commit date: Fri Sep 23 23:02:33 2022 +0000
Original commit hash: 916d2b12f13a8618d993d31516965162c38ce387

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5aebf8dd073417992aeb77de8e84c2194542b55a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:13:01 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MrcCallTable tasks reorder [R/W] [T/V]
training steps

[Feature Description]
MRC must reorder MrcCallTable tasks from:
Original order: WRVC1D -> WRTC1D -> RDVC1D -> RDTC1D
to New order: RDTC1D -> WRTC1D -> WRVC1D -> RDVC1D

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015845551
Original commit date: Fri Sep 16 17:15:26 2022 -0700
Change-Id: I8936f263b2066d1b8c6c3917b4c14764a0140fd8
Original commit hash: 8e1785a168e482b72323bf771332cb900ca1142b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: e9585e0c5a157166075a516cdccc0be869980f67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 23 22:36:52 2022 +0000
Original commit date: Fri Sep 23 22:36:52 2022 +0000
Original commit hash: 78075160d7598f9301a144edf332de3843cf0489

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af43a22e63bbbb8063eebb01e165f697f29d9b95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC to enable nbias short in
ddrdata3 partition

[Issue Description]
MRC needs to set ShortNBias = 1 for ddrData3

[Resolution]
Within Phy Init set:
VccClkFFNBias.Bits.ShortNbias = IsData3 ? 1 : !ChDis

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015788972
Original commit date: Fri Sep 16 12:15:27 2022 -0700
Change-Id: I228230e9760658df899c2470de963cdb9e8c9883
Original commit hash: 228cbaff5fc035c653340c55e435b8f3e9690bdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 395d7cecb67af45b70c266a204cc64413693665a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 23 22:12:51 2022 +0000
Original commit date: Fri Sep 23 22:12:51 2022 +0000
Original commit hash: 636dbb9faf28a583594dfb343dfd4a0df53e9c7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4bbe7065f88426216d0f40ad0ae006cd5d3e454 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:47 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Configure OdtForceQDrvEn = 1 in
MrcSetNormalMode

[Feature Description]
MRC must set DDRDATA_CR_DDRCrDataControl0_0_0_0_MCHBAR.OdtForceQDrvEn
to 1 in MrcSetNormalMode. This needs to be set to work-around ODT EN
timing issue to enable higher datarate.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015837558
Original commit date: Fri Sep 16 16:50:52 2022 -0700
Change-Id: If51d6bbafaa9d6b84828220f8b926940464c15d3
Original commit hash: 6ad9f06622ac77fd7be36d2e18c3d243d472cb86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5caad2c4d3ed105f3851ef4a52778d367bc35f48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Sep 16 18:47:10 2022 +0000
Original commit date: Fri Sep 16 18:47:10 2022 +0000
Original commit hash: dbb70cb6dd5a1872549da0993e246778752c0a94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58bf7e2cc2d30b207fe9d0a3b233bdbfd2c95bfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:40 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] SenseAmpOffset training WriteToCache on
Comp Values pre ForceRComp

[Issue Description]
During SenseAmp Training tear down, registers are being programmed
using WriteToCache but are not being flushed before the ForceRComp.

[Resolution]
Issue a register flush before the ForceRComp during SenseAmp Training
tear down.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22015755885
Original commit date: Wed Sep 7 11:41:58 2022 -0700
Change-Id: I2f22bfab83b1223229dc6e1651a8c9065b12d85a
Original commit hash: 96a39811360681cb12bb7cc2e6f95cc44ce8cede

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cecc75791b93ff43f5e9526f4d892516ed5595b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 13 19:30:47 2022 +0000
Original commit date: Tue Sep 13 19:30:47 2022 +0000
Original commit hash: 88edf14250ae16e0587f205f138aa9cc8047b6cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8810671356571a9cebc31eac7c5ba8497a445e7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5] Add MTL-M/P A0 flag around tx fifo change
for multiples of 16 commands

[Issue Description]
Tx Fifo change which sends Writes commands in multiples of 16
should only be applied for MTL M/P A0. Moving forward, this is
no longer needed.

[Resolution]
Add condition around current Tx Fifo code needed for MTL M/P A0

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015529065
Original commit date: Thu Jul 21 08:43:04 2022 -0700
Change-Id: Ia889420c7892835d1552c9904d1aa6ad49ed06a9
Original commit hash: 6b595ce158bae77c289b4babb2154db621582672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: e21f21bb6f1bbe3d73214d0bf092db6a88d0d6b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 13 16:56:06 2022 +0000
Original commit date: Tue Sep 13 16:56:06 2022 +0000
Original commit hash: 9730db10204f61eefea9f1e7abd7d5ce268b9c5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f553dc779725f661aad4acaf718fc647f15e6047 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] DDRPHY rx park mode is not
supported in MTL

[Issue Description]
MTL does not support Rx Park Mode toggle feature, therefore
MRC should ensure parktoggle register field is disabled in
DdrioInit and does not get set during the MRC.

[Resolution]
Ensure ParkMode is always programmed to disabled

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22015514805
Original commit date: Fri Jul 15 07:33:40 2022 -0700
Change-Id: I6047b5eaaf98c483f67e3fcfe53e371c97198571
Original commit hash: b333bbd372774d5887a9fd77dc2b47f7038cecc7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 44d407bac54d12fbcbd49e5229e6b6c3cbf57668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 13 16:14:11 2022 +0000
Original commit date: Tue Sep 13 16:14:11 2022 +0000
Original commit hash: b5ceb43388b06cdc9722a0dd124c6fd94a541e47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a4a4773700935ff25d72ed4bec43da206e80f0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:19 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Make MR30 as per rank in MRS FSM

[Feature Description]
Make MR30 as per rank in MRS FSM

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015729178
Original commit date: Thu Sep 8 09:59:12 2022 -0700
Change-Id: I11b72efbb737dbefa82fdd9a4d9cde80358f01a0
Original commit hash: c42665ba2c28db393185d5d80ed5a940fccec33b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 18a7bdf4430f3000cb3b1eb66fd702e168c93cb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Sep 13 00:58:15 2022 +0000
Original commit date: Tue Sep 13 00:58:15 2022 +0000
Original commit hash: 677cf4188c57e28dd0e628c3f43c60553e008449

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3aeaa1517c2043dbb57166d2ba74ef19acc3bfcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:11 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL | CTE] Enable multiple page spd data access

[Issue Description]
CTE doesn't support XMP prfoile data.

[Resolution]
get_spd can't pass XMP data to MRC.
Enable multiple page spd data access.
Clean up some codes around a few defines.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL CTE.

Hsd-es-id: 22015401576
Original commit date: Wed Aug 3 16:49:53 2022 +0800
Change-Id: I8ed98cb1023c418d76ce42ee54822518f667cc65
Original commit hash: 39ade164e25b61dc06f058bd6e247c0bb77a1525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: ba0bb7f0a919c6edd450890ad40594b020aabc68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:12:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Sep 12 20:48:07 2022 +0000
Original commit date: Mon Sep 12 20:48:07 2022 +0000
Original commit hash: 3462853901773c2ee1cb46307f2c7269ae12f79f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 496a6e6e7ad50456d58f55b1015e30ffba6122d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:11:59 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL | DDR5] ReadB2BTATOverride need use 8 for RDRDsg

[Issue Description]
At high-freq training, MrcMapDqDqsSwizzle might fail as back to back
read might not succeed due to bubbles.

[Resolution]
MRC need configure RDRDsg to 8 for DDR5 memory before running some
early trainings.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL DDR5.

Hsd-es-id: 22015543531
Original commit date: Mon Sep 5 10:21:22 2022 +0800
Change-Id: Ia0b65cf2301e8171c9be1163453c2bebd935184a
Original commit hash: 11214e6a9ac46aa0fe7e44f7b19bf3a7ec62f3a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 90483bc00f72b0aa87eb68c2a91a25e42d4741d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:08:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Sep 12 19:48:19 2022 +0000
Original commit date: Mon Sep 12 19:48:19 2022 +0000
Original commit hash: bd4e84e71958f41f9bf1e5f5e9e37076c41efb59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8bf798147c822b0f0a53b48bb6483d77e0bced8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ MTL-S MTL-M MTL-P | LP5] Need to program MR11[7] (CsOdtOP)

[Feature Description]
Need to program MR11[7]=1 if CS ODT is Supported and using lpddr5x
(1) Check if it is LPDDR5X
(2) Check MR1. CsOdtOpSupport (If CS ODT is Supported)
(3) If above conditions are true set Write MR11.CsOdtOP to 1.

Package/Module: MemoryInit

[Impacted Platform]
All

Hsd-es-id: 22015425078
Original commit date: Wed Jul 27 13:51:33 2022 +0530
Change-Id: Ia9e90fbc94bd4b18941c05c19e96468bc7f6b633
Original commit hash: d7a6cc12b938b1ac91777aac9cfafe9d85593ab1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h

================================================================================ 
Commit: d308579c01ede6edc29be7fbc8b3dfeb85c83aac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Sep 12 01:44:36 2022 +0000
Original commit date: Mon Sep 12 01:44:36 2022 +0000
Original commit hash: 8f6eb558878fd3bbd23c663bd732e79013cc2841

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2fd7882571fd881a184cf11a06ef30e8c249378 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 8 23:01:53 2022 +0000
Original commit date: Thu Sep 8 23:01:53 2022 +0000
Original commit hash: b06cf479fda338fdc229536b57bf02cabd2cd93c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d53eedd7efb653d4e3c11592e9ae24a5cafe5e3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:49 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] REVERT Fast Boot Jedec Reset Clobbers Generic
MRS FSM Config

[Issue Description]
MTL needs to align to the Jedec Reset & Jedec Init flow used on ADL

[Resolution]
Revert c5288202b900c7ead176bcedb29d234081a94803

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015761972
Original commit date: Wed Sep 7 19:34:03 2022 -0700
Change-Id: I203e9a673829940336f38353de1c8f8d55ef7afd
Original commit hash: f77d6108a53308d85539c253dc779445fddc5c64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 43c95c8a769b26a7ed7d819113f6877d8933e2ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 8 22:50:24 2022 +0000
Original commit date: Thu Sep 8 22:50:24 2022 +0000
Original commit hash: 40ddb756260f325e7a80838b02c7670753a2ecd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9441c8f6b486a78b666b5d750b24c9b252b5391e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Sep 8 01:35:35 2022 +0000
Original commit date: Thu Sep 8 01:35:35 2022 +0000
Original commit hash: 49b5a73a39c38510ee2e4e9d9775ec10b8dd7029

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 944c59c3bcd5968e934ff867b3b63d00a58f09b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:38 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | OC | DDR5] Use original values for tCL and tCWL

[Issue Description]
tCL and tCWL should use original values even when
no_gear2_param_divide or no_gear4_param_divide equals 1.

[Resolution]
Don't do manual divide 2 for tCL and tCWL.

As for other fields which need divide 2, round them up.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
MTL-S OC DDR5.

Hsd-es-id: 15011849837
Original commit date: Wed Aug 31 11:20:50 2022 +0800
Change-Id: I6f222049f8a6bee6df068a4971ffa859cb88cf61
Original commit hash: d95ec673600df5e72a3edb077995ffd51faf64d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 777ec6ba8d142a4602b1e6b921298d8088a7aef6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.19.1

Tue Sep 6 18:11:58 2022 -0700
Original commit date: Tue Sep 6 18:11:58 2022 -0700
Original commit hash: f6b41d7a207c30f810525f6c032110c01cc3b389

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09f44dc7d8b9d09214f163190c219fe8b3b1ecc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:31 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] MBSS Phase 2

[Feature Description]
MBSS Phase 2 implementation

1. Include MrcExtInputs.h in MrcInterface.h and use this structure as a replacement for the duplicate definitions
between MrcInputs and MRC_EXT_INPUTS_TYPE. To avoid much code changes inside MRC, change MRC_EXT_INPUTS_TYPE to
align with MrcInput structure instead of MEMORY_CONFIGURATION.
2. Create MRC_INT_INPUTS_TYPES structure which contains members in MrcInput not exposed to BIOS but critical to
expose (like Lp5FreqSwitch) and add the structure to MRC_INPUT_BINARY_BLOCK_TYPE as a part of binary block.
3. Create a new header file MrcExtTypes.h and move defines(MAX_CONTROLLER, MAX_CHANNEL, etc) and structures to
this file. This file avoids the interdependency between MrcInterface.h and MrcExtInputs.h and also prepare for
MBSS Phase 3 including MrcExtInputs.h in MemConfig.h.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 15011810784
Original commit date: Mon Jun 13 14:30:44 2022 +0800
Change-Id: I61cbd5de7531bf459802e2d94c5c1a09095d4330
Original commit hash: 09006534def01668e4adb02c4a867071ad9dd337

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Noc/LibraryPrivate/PeiCmiInitFruLib/PeiCmiInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterfaceGlobalTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRowHammer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiCmiInitLib/PeiCmiInitLib.c

================================================================================ 
Commit: 00eee59642bfdd49fa6bc57b39e27f62919e89ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:01:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.19.0

Hsd-es-id: 22015756757
Original commit date: Tue Sep 6 18:04:26 2022 -0700
Change-Id: I2b6a679e13fe12c48fdd8662c0056756f2d039d0
Original commit hash: 266bb5a83028b0feb350a62cb9190c6956f80c91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d49e8d24bdea6c83c98373517b6228a30e2b8cfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:59 2022 +0530 
-------------------------------------------------------------------------------- 
FSP DebugInterfaceFlags isn't initialized.

[Issue Description]
FSP DebugInterfaceFlags isn't initialized. It is possible that it can
be masked without first being initialized.

[Resolution]
Initialize DebugInterfaceFlags to 0.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012030567
Original commit date: Tue Sep 27 10:17:39 2022 -0700
Change-Id: Icf12699aaf81579232bf3caf468e9e454547747b
Original commit hash: 40176b9179761943ed44791895d69e6e3456edb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.c

================================================================================ 
Commit: afb885c5b8ed81c9ee6a01cb0df7a18c89895aa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:52 2022 +0530 
-------------------------------------------------------------------------------- 
SoC PCH Default Bus assignment

[Feature Description]
While booting, BIOS shall assign Bus 0-127 to Soc, Bus 128-223 to PCH

Package/Module:HostBridgeInit

[Impacted Platform]
MeteorLake-S

Hsd-es-id: 14017052273
Original commit date: Mon Aug 8 11:09:15 2022 -0700
Change-Id: Id14d53b5163de69c5351ce6294173ae31896c9d9
Original commit hash: 8a844443a229534a183cd228e735bf48fc21aeaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h

================================================================================ 
Commit: 3f855ded37eb2330da76f7a50e99f5040d466cd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:30 2022 +0530 
-------------------------------------------------------------------------------- 
LPSS (UART, I2C/I3C, SPI) IP cleanup

[Feature Description]
Removed unused SiPolicy instance from SerialIo IpBlock.

Package/Module: ClientOneSiliconPkg/IpBlock/SerialIo

[Impacted Platform]
ALL

Hsd-es-id: 16018296765
Original commit date: Thu Sep 22 14:17:06 2022 +0530
Change-Id: I9d2f6991ec1e83b622acfe152044727baa368104
Original commit hash: b637b49742cd2b43e45f14b34c6f9a8f1a4436d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoUartSocLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 7ed80854170d53ba91cc593681171774380decb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2403_00

Hsd-es-id: N/A
Original commit date: Wed Sep 28 02:10:52 2022 -0700
Original commit hash: 5f038b1993f8863891247c0e6c7dea59011e38fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 29182b9439c1527488b45121b14ac2c96ec51076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:09 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL][RCR] Move CpuRegs.h to C1S root

[Feature Description]
1. Move CpuRegs.h from Cpu pkg to C1S root.
2. Remove unused CpuRegs.h due to redefinitions of BootGuardLib.h.

Package/Module: ClientOneSiliconPkg\Cpu

[Impacted Platform]
ALL

Hsd-es-id: 16018177953
Original commit date: Wed Sep 28 15:04:30 2022 +0800
Change-Id: Ieb4c581f72081c1e7e27adf3cc338c9eba464a0a
Original commit hash: 49eeda425e7f0303485d7922b87e0ef600d1ca69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuRegs.h
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: acdf3e19c896ff47ac766fb153f0186e751637c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:05 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS assert at MemoryInit for PsmiHob does not exist

[Issue Description]
BIOS assert at MemoryInit for PsmiHob does not exist

[Resolution]
Remove PSMI HOB assert

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015873719, 15012037116
Original commit date: Wed Sep 28 14:13:32 2022 +0800
Change-Id: I2d615b5c040b2b066affb10bddb80a37a00f8bfe
Original commit hash: 682e04e7b2f0a6cb5e8248097714b27243ccda64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 624810e2ca1166e38052b16ad254f8e9f8737f49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 10:00:02 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-P RPE Clear NVM hook is missing in the RPE flow

[Issue Description]
Clear NVM hook is missing in the RPE flow

[Resolution]
Made Clear NVM hook in RPE flow moved out from PSR check

Package/Module:
MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16018375980
Original commit date: Wed Sep 28 10:42:34 2022 +0530
Change-Id: I01fcfd7860fc96d6660395c76255f7c659026f5d
Original commit hash: beb9c660fc1a4cc9b1a9dbbdca386fdc954cbb64

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 2b2feaba8db7c19f98e0a3cfe20124021f84d229 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:58 2022 +0530 
-------------------------------------------------------------------------------- 
Support new _CPC object under CPC4

[Feature Description]
Added new object OSPMNominalPerformanceRegister under cpc4

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
LNL-MX

Hsd-es-id: 16018319471
Original commit date: Thu Sep 22 19:16:37 2022 +0530
Change-Id: I74a3a418763d1a1d95172faa1a1ec066bc06836c
Original commit hash: a3e10354778b5f42bba93d9ca3744654a30bd450

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/AcpiTables/Cpu0Hwp.asl

================================================================================ 
Commit: 25f2323222ad94222d6d1a6c7957fa663ec87591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][RPE] RPE option should not get listed with AMT Disabled IFWI

[Issue Description]
"Remote Platform Erase" option is getting listed with AMT Disabled IFWI.

[Resolution]
RPE will work only if AMT is enabled.

Package/Module:
MeteorLakePlatSamplePkg/Features/PlaformErase

[Impacted Platform]
MTL

Hsd-es-id: 16018234471
Original commit date: Tue Sep 27 17:38:14 2022 +0530
Change-Id: I17c61dbea4b6e68f3a7869f69256d87f92dbf38c
Original commit hash: f980f693db952eb6d5b4a2ba13968ee697e234f9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageErase.uni
MeteorLakePlatSamplePkg/Features/PlatformErase/StorageEraseDxe/StorageEraseVfr.vfr

================================================================================ 
Commit: 6534f4d3e2004229b3bc5eca0b1868b0d61b0825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2402_00

Hsd-es-id: N/A
Original commit date: Tue Sep 27 21:33:38 2022 -0700
Original commit hash: 9bca96af94e30281f0c68272df46b5be73d86f47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 7d1fd77ee1994c2afa0b4340bcd19952b9f610db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:31 2022 +0530 
-------------------------------------------------------------------------------- 
Dependency removal from DxeBatteryLib

[Issue Description]
DxeBatteryLib won't have dependency

[Resolution]
Remove dependency on DxeBatteryLib

Package/Module:
EcFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15012025969
Original commit date: Tue Sep 27 13:08:36 2022 +0800
Change-Id: I9085932a490b4fb88c8052fa483cd0495ac857e1
Original commit hash: 5c2f935a8078f40371812878a278d9cbfeb2cd5a

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.inf

================================================================================ 
Commit: a713b1d0cd54d81a5cc23818f3843971244138e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:24 2022 +0530 
-------------------------------------------------------------------------------- 
Possible overflow while casting type

[Issue Description]
In SataThrottlingConfiguration(), The result of expression:
'1+(Index*2)' generates 4-byte type
while casting to a bigger size of 8-byte

[Resolution]
Use (UINT32) in replace with (UINTN) to do type cast

Package/Module:ClientOneSiliconPkg\IpBlock\Sata

[Impacted Platform]
LNL

Hsd-es-id: 15011958282
Original commit date: Fri Sep 16 14:38:52 2022 +0800
Change-Id: I02c5db3ff63c772f87ed68443261c977251e7c4f
Original commit hash: dab357bc5ed311bb0a844f1f420b9f76195fd77a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 673a664f703b3e05b0854bece93c52c996f3b1db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:15 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/WOL: Support PCH WOL Fast Setting

[Feature Description]
Configuring PCH Lan WOL Fast Support as per policy

Package/Module: C1S/PCH

[Impacted Platform]
ALL

Hsd-es-id: 15011699318, 15011699319
Original commit date: Fri Sep 23 16:02:10 2022 +0800
Change-Id: I897d030e1f0b324a6ef1a2e4c778c325ef260b14
Original commit hash: b73c084a7c7e307d53de4db6f18e0dff73859a5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/GbeSxSmm.c

================================================================================ 
Commit: 4b1eacd4381ea3d878653c55e056fbe2680240e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:59:12 2022 +0530 
-------------------------------------------------------------------------------- 
Check size and assign fixed size in GetMebxConfig and SetMebxConfig

[Issue Description]
If VariableSize is bigger than sizeof(MEBX_DATA)
data overflow would be occurred

[Resolution]
Check size and assign fixed size in GetMebxConfig and SetMebxConfig.

Package/Module:
MebxFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012029579
Original commit date: Tue Sep 27 11:21:38 2022 +0800
Change-Id: I5c3f0895964c5a00dac161439a7a01adedc58ad2
Original commit hash: 9e099096eaffe57997ae6c7c52e619f2bb59d84d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
Features/Manageability/MebxFeaturePkg/MebxConfiguration/MebxConfiguration.c
MeteorLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: ab4b0da67b4c1f96dfce525a484394274841a1c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:58:57 2022 +0530 
-------------------------------------------------------------------------------- 
PCH P2SB: MSG failed Device Error

[Issue Description]
P2SB: MSG failed Device Error, 1

[Resolution]
P2SB write MSG needs to be posted

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 14017553573
Original commit date: Tue Sep 20 21:40:00 2022 -0700
Change-Id: I573ef7af3e8ee520add8e581ea22df24a81072a4
Original commit hash: 8a204c56b8f4e0a1569de524c48d2fcf4b066223

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSmbus.c

================================================================================ 
Commit: 8e11695b1208e083e0844a15781779b93b152af0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:58:29 2022 +0530 
-------------------------------------------------------------------------------- 
Possible overflow issue while casting type

[Issue Description]
In PeiHeciDevicesInit(), The result of expression:
'PmcGetPwrmBase()+0x1020' generates 4-byte type
while casting to a bigger size of 8-byte

[Resolution]
Remove redundant type cast (UINTN)

Package/Module:ClientOneSiliconPkg\IpBlock\Tme

[Impacted Platform]
LNL

Hsd-es-id: 15011958282
Original commit date: Fri Sep 16 13:42:01 2022 +0800
Change-Id: I122e0e3e3db4046f0c1372096e8e707bbffb57b6
Original commit hash: b172683a852664ac5668d9e98fb97c55e5b00fac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c

================================================================================ 
Commit: c8778b78af90dae09b42a75463d456cebe19ed9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:58:17 2022 +0530 
-------------------------------------------------------------------------------- 
Clock reqs remains active when HD Audio is function disabled in BIOS

[Issue Description]
HDA on SOC was removed but BIOS still try to programm HDA.

[Resolution]
Check if HDA device is accessible before programming.

Package/Module: C1S

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15011977916
Original commit date: Thu Sep 15 11:13:00 2022 +0200
Original commit hash: c62c12752cdcb5f050e97df6055d7eeea39186e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchAceInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HdaSocLib/MtlSocAceLib.c
ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/AceRegs.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: 1bed66a5d0fa7b3106c0d6b75f7957384f9b2398 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:58:14 2022 +0530 
-------------------------------------------------------------------------------- 
[PCIe] BWG 2.9 changes

[Feature Description]
BWG 2.9 changes

Package/Module: PCIe

[Impacted Platform]
MTL/LNL

Hsd-es-id: 16018211204
Original commit date: Mon Sep 19 17:30:45 2022 +0530
Change-Id: I1d64190392627e37eab6bd3bd062774ccc4d08a6
Original commit hash: 2b2c015ab5b02e017a13b839719bed3530632754

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: ce03754bb60e719593f9fdaa4e772e77b2e5e037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:58:07 2022 +0530 
-------------------------------------------------------------------------------- 
PCIe root ports are grayed out under PCH configuration.

[Issue Description]
PCH PCIe port setup menu entries are not available, being grayed out.
Incorrect initialization sequence caused PCH PCIe HOB to not being
created, and updated correctly.

[Resolution]
Correct function call sequence.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017979164
Original commit date: Tue Sep 6 11:04:36 2022 +0200
Change-Id: Ifd94314e6269112a3aaa3524fffcdfdfe9472bb4
Original commit hash: 724b7064c19e198a2f4849122692ca7c67602a3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c

================================================================================ 
Commit: 039680a86531db6f0a0f0c8c9765eb6e78dae9d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:57:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Logical vs. Bitwise operator error in DxePolicyUpdateLib.

[Issue Description]
Incorrect operator used.

[Resolution]
Used bitwise AND operator instead of logical AND.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 18024245287
Original commit date: Mon Sep 26 11:14:53 2022 +0200
Change-Id: I259b2a5eb75be8e2eed4f16468fa0c4fff070299
Original commit hash: 08cc9946080108bdfcc2b3ec858492ddd5beb118

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c

================================================================================ 
Commit: 7ba03d816fe729fe09c99128f647c92c176a8a22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:57:48 2022 +0530 
-------------------------------------------------------------------------------- 
Expose SoundWire Device Topology SSDT table.

[Feature Description]
Enable ACX support.
BIOS should expose SoundwWire Device Topology in OS.

Package/Module: Features

[Impacted Platform]
LNL, MTL

Hsd-es-id: 18022768497
Original commit date: Mon Sep 5 10:23:46 2022 +0200
Original commit hash: af03e79b8ea04c49e82ecb481063f2c22c0e17e2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologyNvs.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySsdt.inf
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt00Ssdt/SndwDevTopologySt00Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt00Ssdt/SndwLegacyCodec.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAggregationAudioComposition.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc1316Swd1.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc1316Swd1Af04.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc1316Swd2.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc1316Swd2Af04.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc711Swd0.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc711Swd0Af01.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc711Swd0Af03.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc714Swd3.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwAlc714Swd3Af02.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt01Ssdt/SndwDevTopologySt01Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt02Ssdt/SndwAiocG4p1Alc1316AmpAf04Ssid10EC3044.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt02Ssdt/SndwAiocG4p1Alc714MicAf02Ssid10EC3044.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt02Ssdt/SndwDevTopologySt02Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt02Ssdt/SndwJackAf01Af03Ssid10EC3044.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt03Ssdt/SndwAiocG4p1Alc714MicSwd1Af02Ssid10EC3046.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt03Ssdt/SndwDevTopologySt03Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt03Ssdt/SndwJackSwd0Af01Af03Ssid10EC3046.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwAiocG4p1Alc1318Swd2Af04Ssis10EC3048.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwAiocG4p1Alc714MicSwd1Af02Ssid10EC3048.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwDevTopologySt04Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt04Ssdt/SndwJackSwd0Af01Af03Ssid10EC3048.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwDevTopologySt05Ssdt.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc1319DSwd1Af04.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc1319DSwd1DisableSpk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc1319DSwd1EnableSpk.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc714Swd3Af02.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc714Swd3DisableMic.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAlc714Swd3EnableMic.asl
Features/Audio/SndwDevTopologyFeaturePkg/AcpiTables/SndwDevTopologySt05Ssdt/SndwPortofinoAudioComposition.asl
Features/Audio/SndwDevTopologyFeaturePkg/Include/SndwDevTopologyConfigurationVariable.h
Features/Audio/SndwDevTopologyFeaturePkg/Include/SndwDevTopologyFeature.dsc
Features/Audio/SndwDevTopologyFeaturePkg/Include/SndwDevTopologyFeaturePostMem.fdf
Features/Audio/SndwDevTopologyFeaturePkg/IncludePrivate/SndwAcx.h
Features/Audio/SndwDevTopologyFeaturePkg/IncludePrivate/SndwDevTopologyNvs.h
Features/Audio/SndwDevTopologyFeaturePkg/Readme.md
Features/Audio/SndwDevTopologyFeaturePkg/SndwDevTopologyFeaturePkg.dec
Features/Audio/SndwDevTopologyFeaturePkg/SndwDevTopologyFeaturePkg.dsc
Features/Audio/SndwDevTopologyFeaturePkg/SndwInstallDevTopology/SndwInstallDevTopology.c
Features/Audio/SndwDevTopologyFeaturePkg/SndwInstallDevTopology/SndwInstallDevTopology.inf
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakePlatSamplePkg/Setup/Advanced.vfr
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: ddfc74792c2aaeb49587bcc98c6fe1772b769a22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:57:32 2022 +0530 
-------------------------------------------------------------------------------- 
Adding the Phase nibble in PostCode for FSP DISPATCH mode.

[Issue Description]
Unable to identify/track PostCode Values for BIOS with FSP
DISPATCH mode as the phase nibble is missing.

[Resolution]
Added logic to add phase nibble while printing PostCodes in
FSP DISPATCH mode.

Package/Module:
SiInit

[Impacted Platform]
MTL-M,MTL-S,MTL-P

Hsd-es-id: 16017686792
Original commit date: Thu Sep 22 15:46:17 2022 +0530
Change-Id: Id30da492c22996276729639a23ddab5f02360cd6
Original commit hash: e5d2183273d86ddc383b54b23b61ef22bb42d47e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 61b1ab6a150d5bb874a614cfe9b90c4cf831aa58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:57:23 2022 +0530 
-------------------------------------------------------------------------------- 
Check the value of EpNum before accessing the EpHandles.

[Issue Description]
EpNum shouldn't larger than (16 * 2), since basing on the usb
protocol, a USB device can only have up to 32 endpoints
(16 OUT and 16 IN).

[Resolution]
Check the value of EpNum before Using EpNum to access data.

Package/Module:
MeteorLakePlatSamplePkg/Features

[Impacted Platform]
ALL

Hsd-es-id: 15012016034
Original commit date: Mon Sep 26 11:10:32 2022 +0800
Change-Id: I6430353390053ef16fe6b3d12bbff46c5abc4d85
Original commit hash: f0dde84ceffdafd82790b2e6b49644f066e4c76e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbFuncIo.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/XdciDWC.c

================================================================================ 
Commit: 58b9de83d15c3133f54906f0229c775bce8d526f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:57:04 2022 +0530 
-------------------------------------------------------------------------------- 
[GPIOV2] [AccessControl] In SetAccessControl() function in order
not to block RAC and WAC modification move CP register setting
to be done after RAC and WAC settings

[Issue Description]
Currently in SetAccessControl() function CP register is programmed
before RAC and WAC registers. That could prevent RAC and WAC
from being properly programmed. The simplest solution is to move
CP register programming after RAC and WAC.

[Resolution]
CP register programming moved after RAC and WAC registers
programming.

Package/Module:
GPIOV2

[Impacted Platform]
ALL

Hsd-es-id: 18024206174
Original commit date: Fri Sep 23 15:15:09 2022 +0200
Change-Id: I8f013e13f99f29a606800e5bcc49c44af44a34c3
Original commit hash: e9da9b9edea0064cca679f34c5f900dee8fd848c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/GpioV2ServicesCommonLib.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: b419aae5bb91ef765a0295e6d642d4ab05683b29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:56:46 2022 +0530 
-------------------------------------------------------------------------------- 
Rename existing RVP to ERB and create a new RVP DSC

[Feature Description]
ERB does not have BOM Id while RVP has BOM Id.

Package/Module: MTL-PS

[Impacted Platform]
MTL-PS RVP, CRB

Hsd-es-id: 1509151828
Original commit date: Thu Sep 22 16:47:33 2022 +0800
Change-Id: Id3ed1270607c9e2f6bcef8fce814305013ddb1d6
Original commit hash: 22ae662419b04409fe6aa7e410a0aa8813c48473

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Erb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc

================================================================================ 
Commit: 507dd03848705b683c285c8351f320a1b6de04a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:56:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update VTd policy VtdDisable default value

[Issue Description]
If Vtd silicon is not supported, VtdDisable default value should be 1.

[Resolution]
Get Vtd support state by function IsVtdSupported ().

Package/Module: ClientOneSiliconPkg/PeiVtdPolicyLib

[Impacted Platform]
ALL

Hsd-es-id: 15012022735
Original commit date: Mon Sep 26 14:13:03 2022 +0800
Change-Id: I0bb4485f338762896bdd7f5b530156e56571cbe3
Original commit hash: 37693369e6898791a5c0003bbd8ba1d1e7a9266a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: b1afa439cc6939aa5695626bc59ef4a5880bcf41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:56:36 2022 +0530 
-------------------------------------------------------------------------------- 
TraceHub memory is not configured

[Issue Description]
Tracehub MSC0/1 BARs are missed to be configured due to false
condition check

[Resolution]
Remove false condition check to ensure TraceHub post mem config
is executed.
Provide scratchpad1 read/write for PSMI use
ACPI callback function clean up

Package/Module:
ClientOneSiliconPkg/IpBlock/TraceHub
ClientOneSiliconPkg/IpBlock/Psmi

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15012007145
Original commit date: Mon Sep 26 13:02:09 2022 +0800
Change-Id: I7a92d552589b3945f429f0b85bf83bf932790582
Original commit hash: 10681b1eee6b1c76322beb962ff48dd7a19cac07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiTraceHubPchLib/PeiTraceHubPchLib.c
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/PeiTraceHubSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiTraceHubSocLib/PeiTraceHubSocLib.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.c
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.inf
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/TraceHubHandle.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubInitLib/PeiTraceHubInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 900063e80be0cfe97c97ecb35f3bf9e5af3b4c30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:56:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2401_00

Hsd-es-id: N/A
Original commit date: Mon Sep 26 21:34:23 2022 -0700
Original commit hash: f86e18bcf3ab440a9c5b5ac0f35a77775a0286d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3ac58a6a97d09040fd13708d87669f1248e8ae50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:56:18 2022 +0530 
-------------------------------------------------------------------------------- 
Resloved PRMRR Issue.

[Issue Description]
PRMRR is not getting configured as per PRM

[Resolution]
PRMRR size is updated to 2MB as per PRM

Package/Module:LunarLakePlatSamplePkg

[Impacted Platform]
LNL-MX

Hsd-es-id: 16016233891
Original commit date: Thu Sep 22 15:42:56 2022 +0530
Change-Id: Iba7ce22d807c2a4a10736d248f026503b56c98c7
Original commit hash: db2e9274ce3772cd204d6536e18826ae357cb312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/LibraryPrivate/PeiCpuInitPolicyLib/PeiCpuInitPolicyLibPreMem.c

================================================================================ 
Commit: 46f2ba468b37c943a4577c1330880c02b1130384 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:55:20 2022 +0530 
-------------------------------------------------------------------------------- 
P2SB: Added new API GetP2SbController() for both P2SB instances

[Feature Description]
In scope of this requirement following BIOS changes are requested:
1. Extend Port ID (PID) definitions to 16-bit
- corresponding SbPortIds.h header file
2. Change PID names to include information about Segment ID
3. Define data structure for new PID definition at SoC layer:
typedef union {
UINT16 Pid16bit;
struct {
UINT8 SegmentID;
UINT8 LocalPID
} PortId;
} P2SB_PORT_16_ID
4. Change "Get P2SB Controller" API
a) Add new API: <SoC Generation>GetP2SbController()
- this API will consume 16-bit PID and return
P2SB controller corresponding to Segment ID
b) Rename existing API:
<SoC>GetP2SbController() -> <SoC>GetFirstP2SbController()
c) Leave existing API: <SoC>GetSecondP2SbController()

Package/Module:
ClientSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 18024058286
Original commit date: Mon Sep 19 10:39:01 2022 +0200
Original commit hash: fbba1e244b490266d53e5b62409b769051da8966

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcrDefine.h

================================================================================ 
Commit: 58eca981549a2b8fd769dcbd40ded91200143227 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:55:17 2022 +0530 
-------------------------------------------------------------------------------- 
P2SB: Rename PCH_SBI_PID to P2SB_PID

[Feature Description]
In scope of this requirement following BIOS changes are requested:
1. Extend Port ID (PID) definitions to 16-bit
- corresponding SbPortIds.h header file
2. Change PID names to include information about Segment ID
3. Define data structure for new PID definition at SoC layer:
typedef union {
UINT16 Pid16bit;
struct {
UINT8 SegmentID;
UINT8 LocalPID
} PortId;
} P2SB_PORT_16_ID
4. Change "Get P2SB Controller" API
a) Add new API: <SoC Generation>GetP2SbController()
- this API will consume 16-bit PID and return
P2SB controller corresponding to Segment ID
b) Rename existing API:
<SoC>GetP2SbController() -> <SoC>GetFirstP2SbController()
c) Leave existing API: <SoC>GetSecondP2SbController()

Package/Module:
ClientSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 18024058286
Original commit date: Mon Sep 19 09:41:58 2022 +0200
Original commit hash: be34b260d0a947b757f044f16db0486c2651986c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/MtlPchSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/HsioSocLib/HsioSocLibMtl.c
ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h
ClientOneSiliconPkg/Include/Library/PchPcrLib.h
ClientOneSiliconPkg/Include/PcrDefine.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer6.c
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/P2SbSidebandAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PchSbiAccessLib.h
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmPchSbiAccessLib/PchSbiAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer6.c
ClientOneSiliconPkg/IpBlock/Thc/Include/ThcCtrl.h
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c
ClientOneSiliconPkg/Product/MeteorLake/PchSmiDispatcher/Smm/PchxSmmHelpers.c

================================================================================ 
Commit: 1536a5acfe81c3b962616d2dbdbe3d9889090501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:54:28 2022 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add Unit Test for NvmeEraseDxe

[Feature Description]
Add mock for boot service and UefiLib
Add Unit Test for NvmeEraseEntryPoint
Add Unit Test for NvmeEraseBindingSupported
Add Unit Test for GetParentProtocol
Add Unit Test for IsNvmeDevice

Package/Module: NvmeFeaturePkg/NvmeEraseDxe

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011299060
Original commit date: Mon Jul 25 09:27:19 2022 +0800
Change-Id: I1145529505899efe4757ee985e395e220b3f1841
Original commit hash: 091549263e4b704cb03fbcdcf6c9eb7a7f060aef

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/CleanUp/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/CleanUp/CleanUp.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/NvmeEraseDxeHost.inf
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/PreRequisite/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/PreRequisite/PreRequisite.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetParentProtocol/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetParentProtocol/GetParentProtocolMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetParentProtocol/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/GetParentProtocol/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/IsNvmeDevice/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/IsNvmeDevice/IsNvmeDeviceMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/IsNvmeDevice/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/IsNvmeDevice/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBindingSupported/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBindingSupported/NvmeEraseBindingSupportedMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBindingSupported/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseBindingSupported/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseEntryPoint/CleanUp.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseEntryPoint/NvmeEraseEntryPointMock.h
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseEntryPoint/PreRequisite.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/TestCase/NvmeEraseEntryPoint/TestCase.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/NvmeEraseDxe/UnitTest/UnitTestMain.h
Features/Storage/NvmeFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Storage/NvmeFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/Storage/NvmeFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 652be36aeac9fd38f6446cac7c5ec4ba89ecdf19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:54:19 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL S][PSS][OC] Setup VCCIA knob typo issue

[Issue Description]
Incorrect message displays on VCCIA Boot Voltage

[Resolution]
Correct typo error

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake-S

Hsd-es-id: 22015842367
Original commit date: Wed Sep 21 16:44:23 2022 +0800
Change-Id: Idbc2b8556e70c1e8be0ecb4ea99a79031542635d
Original commit hash: 8839559d06d9a37e25c83627b29d6a11926587c4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 1fd0a33df77665f5d5fbbd51e73fef0ed24b84ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:54:16 2022 +0530 
-------------------------------------------------------------------------------- 
Remove unnecessary tags for DMI UPD related code

[Issue Description]
Some DMI UPD related code are covered by unnecessary tags.

[Resolution]
Remove unnecessary tags for DMI UPD related code

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011964439
Original commit date: Thu Sep 15 15:39:19 2022 +0800
Change-Id: I888b9aa2aa13ca7c23d64f074bdfd051c19e7eb9
Original commit hash: a0a29f7e603b806c40ee5890a7a9c8de7e24a8b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c

================================================================================ 
Commit: 6e75ef1818c2804c8890e0e06fc822ec2e1fda3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:54:06 2022 +0530 
-------------------------------------------------------------------------------- 
Implement UFS HS Gear 4 Rate B switching flow.

[Feature Description]
UFS HS G4 is newly added feature that requires specific programing
as per PHY vendor documents. And hence implemented PHY programming
that is required for swithing to High speed Gear 4 Rate B in
UfsPlatform driver.

Package/Module:
Features/Storage/Ufs

[Impacted Platform]
MTL-M.

Hsd-es-id: 16018134572
Original commit date: Thu Sep 15 00:20:07 2022 +0530
Change-Id: I0575289757708c6ccdc29865d4b6dcc4c443a321
Original commit hash: aaab56dc905e71050f130ac9f7b9bd0f64d309bf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatformHci.h

================================================================================ 
Commit: 8909e81a6ecf28f56c87c760703fa8a49411be3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:54:03 2022 +0530 
-------------------------------------------------------------------------------- 
MinPlatformPkg: Remove unnecessary feature controls

[Feature Description]
Remove SMI handler profile feature control.
Disable handler profiling on RELEASE builds.

Package/Module:MinPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 15012007990
Original commit date: Mon Sep 26 09:51:08 2022 +0800
Change-Id: Ied10a29d66e8e242458987f68220ae60abf8e14a
Original commit hash: d165395ffc8e7a676e1da9ae861e2b77f1ee4904

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc

================================================================================ 
Commit: 6b636ac7f2fbcdf5842d0c394c6398bf9ec5b994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:53:59 2022 +0530 
-------------------------------------------------------------------------------- 
Programming USB2DBC.GP2 when PCH use bus number non zero

[Feature Description]
Program bus number of DBC.DBC to non 0 for MTPS.

Package/Module: ClientOneSilicon/DBC

[Impacted Platform]
MTPS

Hsd-es-id: 15011995216
Original commit date: Thu Sep 22 18:58:09 2022 +0800
Change-Id: I1363ea755ed0bf6be44b2d48ca14f771ad939595
Original commit hash: 49a251542d6be4b11447255a5a72b40c393b8d52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDci.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocDci.c
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/DciHandle.h
ClientOneSiliconPkg/IpBlock/Dci/IncludePrivate/Register/DciRegs.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c

================================================================================ 
Commit: d4e770eca04f0f89c6a5f9d72dde829aaf8ef4e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:53:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2397_00

Hsd-es-id: N/A
Original commit date: Sun Sep 25 21:33:34 2022 -0700
Original commit hash: d2413a479c41a4ae54bb3d6ae4ae6f021b56757a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 040b62e1bf6d7ec896572666b843bdd9cca566ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:53:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2396_00

Hsd-es-id: N/A
Original commit date: Sat Sep 24 21:38:34 2022 -0700
Original commit hash: 07399500b55323f72c7d9648273363be22a7fd1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: a06d362ab7a2814c9aa5e7a85f759bc25965fc16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:53:06 2022 +0530 
-------------------------------------------------------------------------------- 
Adding a manually clear to PMC.ETR3.ER_DEBUG_EN

[Issue Description] or [Feature Description]
The PMC ER enable debug bit is set when ER is disabled.

[Resolution]
PMC.ETR3.ER_DEBUG_EN bit is now manually cleared.
Unused variable EnergyReportingDebugModeOnBit0 removed.

Package/Module: ClientOneSiliconPkg/IpBlock/Pmc

[Impacted Platform]
M

Hsd-es-id: 15011859501
Original commit date: Fri Sep 23 16:07:09 2022 -0700
Change-Id: I55a61316655a91ca2e5871f42feb79c45b215f89
Original commit hash: e712a9d52483c89fd8ff95229f6c47fa6bd48728

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/PmcSocConfig.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib2/PeiPmcPrivateLib.c

================================================================================ 
Commit: 046983259d7f2db4bc1f36c65376e03dc24a5089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:52:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2395_00

Hsd-es-id: N/A
Original commit date: Fri Sep 23 21:33:29 2022 -0700
Original commit hash: c2d417ec85441d54467a79f13cf13b6a784ea0f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9ab2d255dd5402014d533bb690ea679961e10507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:52:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]Remove embedded PCD in USB IP

[Issue Description]
USB3 adopted CSI and IPSD methodology which doesn't support PCDs

[Resolution]
Removed embedded PCD in USB IP to be CSI compliant
Set default config values in policy lib

Package/Module:ClientOneSilicon/Usb

[Impacted Platform]
MTL

Hsd-es-id: 15012008692
Original commit date: Wed Sep 21 15:06:09 2022 -0700
Change-Id: Ib0c4383c49a8c7b09fd8a4cd855f78797b590cbf
Original commit hash: b03857c21e43e42b3e80bd344f49cd43b4f3d7d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 896a14aaa4af1caf6b54a178efba601cee1c0175 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:52:07 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011956760
Original commit date: Wed Sep 21 17:00:46 2022 +0530
Change-Id: Ibc4ac9d8734abda4dd2a85c837a24141929278d5
Original commit hash: 28e3ee0f1e7cfbb2976e8c2d7b0543dd30ea661b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiAceInitLib/PeiAceInitLib.c

================================================================================ 
Commit: 889766f11331f93066f83a17e31dc09693117b1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:52:05 2022 +0530 
-------------------------------------------------------------------------------- 
Use SOC SMBUS on MTL-S HFPGA system

[Feature Description]
HFPGA connects SPD to SOC SMB controller similar to simics.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18023592510
Original commit date: Thu Sep 22 16:13:35 2022 +0200
Original commit hash: ba530bd72b5787e362748dfdd45268259abc4e25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c

================================================================================ 
Commit: dd4a056040b0bceb82cb4fc1956677448480ed53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:52:01 2022 +0530 
-------------------------------------------------------------------------------- 
BSOD issue in FSP API mode when Igfx enabled

[Issue Description]
PcdMediaDisplayGtStatus is returning incorrect value

[Resolution]
Added MediaDisplayGtStatus in Gfx data hob

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018268248
Original commit date: Fri Sep 16 16:50:34 2022 +0530
Change-Id: Ib68e86093a25cc15705da9160d9c20dd84913795
Original commit hash: 65dbae6834a19b3598fd7fdeeaefc78df495c22f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.inf
MeteorLakeOpenBoardPkg/BiosInfo/BiosInfo.inf

================================================================================ 
Commit: 32ea899fa40d820d5941b8bef04bbaec467d52d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:59 2022 +0530 
-------------------------------------------------------------------------------- 
Fix build error when build optimization is OFF

[Issue Description]
When build optimization is OFF we are facing below
build error
PeiDxeTelemetryLib.lib(PeiDxeTelemetryLib.obj) :
error LNK2001: unresolved external symbol __aullshr

[Resolution]
A structure named: field is defined as UINT64, it is causing the issue.
According to UEFI standards Bit fields may only be of type INT32,
signed INT32, UINT32, or a typedef name defined as one of the
three INT32 variants.Hence changing the structure to
UINT32 is helping in resolving the issue.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018293805
Original commit date: Thu Sep 22 14:27:08 2022 +0530
Change-Id: I76858625af400b05204617ece4961319e8dd51ea
Original commit hash: 575bc7c228ea283af120bca54da77843b1aee18a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/TelemetryLib.h

================================================================================ 
Commit: c5d328a7e52b26eb1e85df49a6fba3fe6fee9ef5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][HLK] Updating USB Port properties

[Issue Description]
- USB3.2 Gen2x1 Type-A Port mapping got interchanged.
- Fingerprint Sensor Connector is not getting exposed.

[Resolution]
- Remapping USB3.2 ports with respect to Platform Mapping Document.
- Exposing FPS as part of the system.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015825751, 22015832863
Original commit date: Thu Sep 22 18:09:53 2022 +0530
Change-Id: If565f6bf4af9653d35aa6201fe5fe8d9f712399a
Original commit hash: feb96fae1358e33ee6d5d77f935dd773516123ec

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlMLp5xConf1Rvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmB2bHsioRvp.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciMtlPDdr5SODimmSbsRvp.asl

================================================================================ 
Commit: f70a13c671fe160ac7e43a102a32b562ec14bb2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:40 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add Rsvd items for all the UnusedUpdSpaceX on all UPD headers

[Feature Description]
Add Rsvd items for all UnusedUpdSpaceX in all UPD headers.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011972102
Original commit date: Thu Sep 22 10:24:23 2022 +0800
Change-Id: Ib7408bf1f481aa1db0ae972c667cc7a521e98cfe
Original commit hash: ef445defb2db3b87a434d751acc45a7be1a90e96

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: f1e6b247f3c917b6897447914027cdb8c4c597ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:38 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Error while loading .bsf file in BCT Tool

[Issue Description]
BCT fails to parse BSF string that have " in middle of string.

[Resolution]
Change BSF string quotes " to apostrophe '.

Package/Module:
MeteorLakePlatSamplePkg
MeteorLakeFspPkg

[Impacted Platform]
All

Hsd-es-id: 16018011876
Original commit date: Thu Sep 15 22:01:47 2022 +0530
Change-Id: I23901f2c2e6b59c9ed945929f9b426926f67ec9e
Original commit hash: d91f5b53f2565d19e853e6b8b7ceef5518dd6fe2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 00333f546b91b3827572a4845999255af85352b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:33 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTest:EcDxeInitialize

[Feature Description]
Add UnitTestEcDxeInitialize Test Case.
Add mock library for boot service
LocateProtocol(),
LocateHandleBuffer(),
HandleProtocol().
Add mock protocol for gEfiAcpiTableProtocolGuid
Add mock protocol for gEfiFirmwareVolume2ProtocolGuid
Add mock protocol for gEcNvsAreaProtocolGuid

Package/Module: EcFeaturePkg/EcDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Thu Sep 22 13:37:38 2022 +0800
Change-Id: I86f0224a2491d8d4487aeef0d99a1021346b8472
Original commit hash: cacc8253b54267c51c1c8b8db2ca6b82deb78b71

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeInitialize/TestCaseEcDxeInitialize.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeInitialize/TestCaseEcDxeInitialize.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallEcSsdt/TestCaseInstallEcSsdt.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/UpdateAcpiDataTable/TestCaseUpdateAcpiDataTable.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: d982d4d7c33b48b74fc183d616672e9ae2a7dcfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:31 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestInstallEcSsdt

[Feature Description]
Add UnitTestInstallEcSsdt Test Case.
Add mock library for boot service
LocateProtocol(),
LocateHandleBuffer(),
HandleProtocol().
Add mock protocol for gEfiAcpiTableProtocolGuid
Add mock protocol for gEfiFirmwareVolume2ProtocolGuid
Add mock protocol for gEcNvsAreaProtocolGuid

Package/Module: EcFeaturePkg/EcDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Thu Sep 22 12:56:35 2022 +0800
Change-Id: I8b64c73818844f79f2dbbfba865d23ec1674caa1
Original commit hash: 1765e8ed067969c26ecab408efa45d9b4779bd23

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallEcSsdt/TestCaseInstallEcSsdt.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallEcSsdt/TestCaseInstallEcSsdt.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 80569d2bbb6d1f8089fa68743d90f0bbef6d5261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:29 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestInstallSsdtAcpiTable

[Feature Description]
Add UnitTestInstallSsdtAcpiTable Test Case.
Add Unit Test for UnitTestInstallSsdtAcpiTable.
Add mock Lib for LocateProtocol(), LocateHandleBuffer(),
HandleProtocol().
Add mock protocol for EFI_FV_FILETYPE,
EFI_FV_FILE_ATTRIBUTES, EFI_SECTION_TYPE.

Package/Module: EcFeaturePkg/EcDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Thu Sep 22 11:29:01 2022 +0800
Change-Id: Ib832aa9aece0f364d3fc537a3b5052945ea4cdeb
Original commit hash: ad1dede71899a53229e34c70d95249ff2e4db621

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallSsdtAcpiTable/TestCaseInstallSsdtAcpiTable.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/InstallSsdtAcpiTable/TestCaseInstallSsdtAcpiTable.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/UpdateAcpiDataTable/TestCaseUpdateAcpiDataTable.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.h
Features/Ec/EcFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Ec/EcFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: b59ed9c682ecbd24246e2e40ff95ec28b8823204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:27 2022 +0530 
-------------------------------------------------------------------------------- 
EcFeaturePkg: TestCase UnitTestUpdateAcpiDataTable.

[Feature Description]
Add UpdateAcpiDataTable Test Case.
Add Unit Test for UpdateAcpiDataTable.
Add UnitTestUpdateAcpiDataTableSsdt Test case.
Add unit Test for UnitTestUpdateAcpiDataTableSsdt.
Add mock Lib for LocateProtocol().
Add mock protocol for EC_NVS_AREA_PROTOCOL

Package/Module: EcFeaturePkg/EcDxe

[Impacted Platform]
LNL

Hsd-es-id: 15011299042
Original commit date: Mon Sep 5 19:43:22 2022 +0530
Change-Id: Ia76fb2864358d105eee330029bc898c0350dd4a1
Original commit hash: 99bda6d3e845a8658ad949ca350c3be4649e7ef8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/EcDxe/EcDxe.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/EcDxeHost.inf
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/PrivateMock/PrivateMock.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/EcDxeTestCase.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/UpdateAcpiDataTable/TestCaseUpdateAcpiDataTable.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/TestCase/UpdateAcpiDataTable/TestCaseUpdateAcpiDataTable.h
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.c
Features/Ec/EcFeaturePkg/EcDxe/UnitTest/UnitTestMain.h
Features/Ec/EcFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Ec/EcFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/Ec/EcFeaturePkg/Test/EcFeaturePkgHostTest.dsc

================================================================================ 
Commit: 260ecdffd9a9f6839d62b41de0fb7c203a88ae8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:22 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS to program BME, IO_EN and MEM_EN bits for DP DMI

[Issue Description]
BIOS is not programming BME, IO_EN and MEM_EN bits for DP DMI

[Resolution]
BIOS to program BME, IO_EN and MEM_EN bits in CMD register for DP DMI

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL S

Hsd-es-id: 16018314366
Original commit date: Thu Sep 22 23:54:23 2022 +0530
Change-Id: I438b6f6d07dbd250a8b58f7889fc7421f7668d91
Original commit hash: c162faf3f69991591798783294b4bc32784439bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: 332a902af3baa17b8e55ab938d68f4586f0d80bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:16 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg, LunarLakeBoardPkg, LunarLakePlatSamplePkg

[Impacted Platform]
ALL, LNL

Hsd-es-id: 15011957658
Original commit date: Wed Sep 21 23:32:02 2022 +0530
Change-Id: I77fbcb8ce98fe1e2f885178c5967196e1372f14b
Original commit hash: 644803d8b2792308317b4df614b8d8c90a8275c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/PlatformSecLib/PlatformSecLib.c

================================================================================ 
Commit: 06806623e99983da9779235a98e0b56b1ebe582d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:12 2022 +0530 
-------------------------------------------------------------------------------- 
[PCIe]Bios FOM scoreboard setting of 'auto' is reflecting gen3 fom only

[Issue Description]
FOMSCP programmed based on TLS but TLS programmed during speed change

[Resolution]
FOMSCP programming moved during speed change

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
Default all

Hsd-es-id: 13010140494
Original commit date: Fri Sep 16 01:55:19 2022 +0530
Change-Id: I5fc758004459b984e185700950c75bbd5d8f8c6c
Original commit hash: c0d0a85128ac554eb23a111bfb5dcb70573d6671

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 970af70e631a3a8c9c60ee11f20acd7bc829a8a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:08 2022 +0530 
-------------------------------------------------------------------------------- 
GPIO on SOC side Yellow bang issue observed in device manager

[Issue Description]
Number of communities are reported properly.

[Resolution]
Changed ACPI code to return correct number of communities.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL-SOC

Hsd-es-id: 16018107508
Original commit date: Wed Sep 14 15:23:37 2022 +0530
Change-Id: Idd67e2845710ce3dfbb6dd23c9d5e75599ef0bf6
Original commit hash: 06440f3a7aba157e03aea772e527e60d510daed2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioCommunitiesMtl.asl

================================================================================ 
Commit: 977ebe8508acdee8bab6ddfc705a8e95a784f2a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:51:03 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issue

[Resolution]
Address code quality issues

Package/Module:
Features/EcFeaturePkg/BaseEcLib
Features/EcFeaturePkg/BaseEcMiscLib
Features/EcFeaturePkg/BaseEcTcssLib
Features/EcFeaturePkg/DxeBatteryLib
Features/EcFeaturePkg/EcPrivateLib

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011849607
Original commit date: Mon Sep 19 15:57:08 2022 +0800
Change-Id: Ibbfceb4c371d41b776a4ded95aed5d19e6cf9cb8
Original commit hash: 99eb83f9f4476094085416dd2b5d787bfa3fab24

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcLib.h
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/Include/Library/EcTcssLib.h
Features/Ec/EcFeaturePkg/IncludePrivate/Library/EcPrivateLib.h
Features/Ec/EcFeaturePkg/Library/BaseEcLib/BaseEcLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcLibNull/BaseEcLibNull.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLib/BaseEcTcssLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c
Features/Ec/EcFeaturePkg/Library/DxeBatteryLib/DxeBatteryLib.c
Features/Ec/EcFeaturePkg/LibraryPrivate/EcPrivateLib/EcPrivateLib.c

================================================================================ 
Commit: 18914e39523a5e45c3d31ee1e7b1fcfd135e606a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2394_01

Hsd-es-id: N/A
Original commit date: Thu Sep 22 21:34:00 2022 -0700
Original commit hash: dec9c541eff5fc72c5fa787fb8808eefad6585e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9b386055ebcc53676cf2ca84ec025201dd99179b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Correct the FvSecurity in BiosInfo and ReportFv

[Issue Description]
BtGAcm would consider the IBB hash get corruption since the
FvSecurity be reported as IBB which FV locate in OBB.
This would cause the seamless recovery/resiliency flow get
failed.

[Resolution]
- Move the FvSecurity from IBB into POST-IBB in BiosInfo.
- Remove the FvSecurity report in PreMemory.
- Add the FvSecurity report in FV list need taken into
account (or hashed) for the OBB verification.

Package/Module: MeteorLakeBoardPkg/BiosInfo
MeteorLakeBoardPkg/PeiReportFvLib

[Impacted Platform]
ALL

Hsd-es-id: 16017544519
Original commit date: Mon Sep 19 10:40:38 2022 +0800
Change-Id: I7ffb0a6e519feea6d6457cb7f0f6c3802abf455c
Original commit hash: c0aae4d8626ffe05ee6baf3e98664dd829b057b3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosInfo/BiosInfo.c
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: 07c9f337f99eceae9b63401adecda784e4ac43cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:51 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Add 3rd Gen PD PS_ON support.

[Feature Description]
Support 3rd Gen PD PS_ON.

Package/Module:
Features/Ec/EcFeaturePkg
MeteorLakeBoardPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
MTLS

Hsd-es-id: 15011901780
Original commit date: Wed Sep 7 02:29:37 2022 -0700
Change-Id: I6167712e31b444932ebcfc150874c90320ec9705
Original commit hash: 857c5192e90f673fc52600cd2859ac98eee3b3ce

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcExternalMethod.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcRam.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 44e74b8adf8261cb7758b47bb9d594cf988a95e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:22 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011956849
Original commit date: Wed Sep 21 17:40:21 2022 +0530
Change-Id: I62f4b4e25f35c0920a81645a4f784d981b356ac3
Original commit hash: da8d920f1fd72090495b0d93abbed4f5411d616a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c

================================================================================ 
Commit: b7e0aa8762083d85c81f597e5e354944d6f67c40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2394_00

Hsd-es-id: N/A
Original commit date: Thu Sep 22 06:58:48 2022 -0700
Original commit hash: 17a0b89edf4e99d1567ec074feea1fdf78e306ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 078380cb860d254b2ee7f05d34ab8aac55db4916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][PCIe][Thermal Throttling]TNPT.TP setting to 4 for PCIe controllers

[Feature Description]
TNPT.TP programmed 0x2 for all PCIe contorllers
TNPT.TP need to program 0x4 for all gen4 controllers

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
Default ALL

Hsd-es-id: 16018308527
Original commit date: Tue Sep 20 07:02:45 2022 +0530
Change-Id: I2583888bcff6bdd1a6df00a814881fc78790a18e
Original commit hash: 4e42e67161a567e4f9c66e26d70e5fd23db06b6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: ea634a2578ac1610eb134851c58e32503f9ce6a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:08 2022 +0530 
-------------------------------------------------------------------------------- 
[GNR][IBL] PEI Assert on Enabling 'Unlock All IBL registers knob'

[Issue Description] or [Feature Description]
PEI Assert after the reset on Knob change

[Resolution]
Added ccondition for PadCfgLockOffset and PadCfgLockTxOffset if
they are defined. Virtual GPIOs doesn't have it.

Package/Module:
BirchStreamRpPkg

[Impacted Platform]
BHS, KVL

Hsd-es-id: 18024160886
Original commit date: Wed Sep 21 13:29:38 2022 +0200
Original commit hash: 4aea0399898e8538c32841f8b6684cc06325b784

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c

================================================================================ 
Commit: d2577c9c8395de9bdbfd8c23ec3bba4198815c5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:06 2022 +0530 
-------------------------------------------------------------------------------- 
RTD3 support for MTL P DDR5 Mem Solder down dTBT RVP board

[Issue Description] or [Feature Description]
Add RTD3 related changes to support MTL P DDR5 dTBT RVP board

[Resolution]
Added RTD3 related changes to support MTL P DDR5 dTBT RVP board

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
P

Hsd-es-id: 22012118355
Original commit date: Mon Sep 12 15:45:56 2022 +0530
Change-Id: Ic268a3f2474dace08af0328e72446ce921037cac
Original commit hash: 9f4cf59d302fb58f364899a334608deed75d7c68

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlPDDR5dTBTRvp.asl

================================================================================ 
Commit: 457b6cd780e6da2be8eb6140937b24981a106104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:03 2022 +0530 
-------------------------------------------------------------------------------- 
Board Support for MTL_P DDR5 Mem Solder down dTBT RVP Board

[Feature Description]
Board Support for MTL_P DDR5 Mem Solder down dTBT RVP Board

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MeteorLake-P

Hsd-es-id: 22012130062
Original commit date: Mon Sep 5 22:56:36 2022 +0530
Change-Id: I35ed202d219772909834e3bbebb901395b78dd9a
Original commit hash: 12cedeae0aab0375adbab31a3e0bc9b520e16f30

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/Include/PlatformBoardId.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 09125a91b03a403351287176d10bd8b7d676e74a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:50:01 2022 +0530 
-------------------------------------------------------------------------------- 
Platform asl should not include CommsHub asl

[Issue Description]
Platform asl should not include CommsHub asl

[Resolution]
remove the deadcode

Package/Module:BoardPkg/Acpi

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15012009972
Original commit date: Thu Sep 22 16:45:45 2022 +0800
Change-Id: I8cbeca155078f9882e03ae182addcd5d327b261a
Original commit hash: 270fe8e4b08823405b9230b352e0bc3ac7e5d569

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/CommsHub.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr
MeteorLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: 6f6203f7dc95277060525f71232756ea24d3abb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] PEP Errors Relating to TCSS and Other IPs

[Issue Description]
Observed PEP Errors Relating to TCSS and Other IPs
from PEP checker tool

[Resolution]
Revert ACPI PEP support for multiple root bridges
This reverts commit 06ae008aa5829711328fdb0f4e142ae1bc5856ee.

Package/Module: AdvancedAcpiDxe

[Impacted Platform]
MTL

Hsd-es-id: 22015847186
Original commit date: Thu Sep 22 14:52:20 2022 +0530
Change-Id: I8f63a2615e27c3c81e4f663c952ed772789e5875
Original commit hash: badf54e1881a05fc7d2061556592b67352561bb1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: a88beafc3b33eeb6a1cbd918b15d44e6ee0871bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:53 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Updating Copyright year for
Fixing the Power Boss issue for AC adapter

[Issue Description]
Copyright year was not updated

[Resolution]
Fixed by updating the copyright year

Package/Module: EcFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015413538
Original commit date: Thu Sep 22 00:34:40 2022 -0700
Change-Id: I57307de638d74abed0e3b31e51e951e1c2d88a70
Original commit hash: 77a8d2fbad03eea421622c8eae4d7e4afc6298e7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl

================================================================================ 
Commit: af848963322d1a7b5fad14ab9745f1c3465299fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:50 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLP A0] BIOS to resolve TCSS DEVEN based on CAPID disables

[Issue Description]
BIOS raises an Assert that TBT FW is not loaded and BIOS expected
TBT FW to load because TBT DMA is enabled in TCSS DEVEN
TBT DMA should not have reflected as enabled in TCSS DEVEN because
it is disabled in CAPID (because TCSS TBT is disabled in softstraps).
The same problem would also happen via port mask softstrap.

[Resolution]
Note that the bitmap layout between TCSS DEVEN and
capid0_d_0_0_0_mchbar is aligned.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTLP

Hsd-es-id: 15011945637
Original commit date: Wed Sep 21 10:55:33 2022 +0800
Change-Id: I6bd3ecd4da4bacdad1ddded94cc0b656a8d1aa3c
Original commit hash: f7ae7a4678caf7bb3cda0443c5b7f16e420152bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/IocMchBarRegs.h
ClientOneSiliconPkg/Fru/MtlSoc/Include/Register/HostBridge/IocMchBarRegsMtlS.h
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c

================================================================================ 
Commit: a6c251258123154d8ca93091dd9831d9571f7698 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:44 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011957384
Original commit date: Wed Sep 21 19:52:18 2022 +0530
Change-Id: I4777ba99a864f19bc64251407b9798ddc2156b8f
Original commit hash: fd50aa8e453a28ab93fd353ddfbdfd5814823296

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c

================================================================================ 
Commit: dde3271242734a1590cd7aa8656713072aa7d6bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:41 2022 +0530 
-------------------------------------------------------------------------------- 
Remove deprecated DxeAmtConfig fields

[Feature Description]
Some of the DxeAmtConfig fields were removed
as they are no longer needed

Package/Module:
ClientOneSiliconPkg
EagleStreamRpPkg
LoganvilleFspPkg
LunarLakePlatSamplePkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024055655
Original commit date: Fri Sep 16 13:39:26 2022 +0200
Change-Id: Ifa3588ca68761f2c0ad7ab3b37f6223238ae93ee
Original commit hash: 892e2dbea2bb2b159b3e0335aa4f8dac32e5a962

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Amt/AmtConfig.h

================================================================================ 
Commit: 8d0d60b138f48abb1b0498ce110b1feb375d5304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:33 2022 +0530 
-------------------------------------------------------------------------------- 
Removed Integrated Mebx Pcd

[Feature Description]
Removed PcdIntegratedMebxSupport as it is no longer needed

Package/Module:
ClientOneSiliconPkg
EagleStreamRpPkg
GnrwsRpPkg
ServerPlatformPkg

[Impacted Platform]
ALL

Hsd-es-id: 18023919951
Original commit date: Fri Sep 9 12:02:49 2022 +0200
Change-Id: Ic9afb9fc3f2a37b91669e0b33664809e5e0fd3dc
Original commit hash: e131a9fa765c3e79164aad555f252b860ac1b9e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf

================================================================================ 
Commit: 76f0c84c9497e6c02f767e7dcec1d6aac77a3302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:25 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestI2cPlatformEntryPoint

[Feature Description]
Add I2cPlatformEntryPoint test case for I2cPlatformDxe

Add UnitTestI2cPlatformEntryPoint
Mock Library: EfiLibInstallDriverBindingComponentName2().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:55:29 2022 +0800
Change-Id: I21f62ba07c7dd036c136f1ffe77c19d535339922
Original commit hash: 83c85cc5710dcb360e82d085476759063cb00d06

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformEntryPoint/TestCaseI2cPlatformEntryPoint.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformEntryPoint/TestCaseI2cPlatformEntryPoint.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/PcdLibMock.c
Features/I2cFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: ef45c03bfb0d945173c36be95f0b3ff41dd19b84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:22 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestI2cPlatformDriverBindingStart

[Feature Description]
Add I2cPlatformDriverBindingStart test case for I2cPlatformDxe
Add UnitTestI2cPlatformDriverBindingStart
Mock library:PcdGetPtr().Pci.Read()
Mock Protocol:LocateProtocol().OpenProtocol().CloseProtocol().
InstallMultipleProtocolInterfaces().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:51:56 2022 +0800
Change-Id: I1d7c02fa48a52b84999da94587b9d118fc112488
Original commit hash: bcfa6eab5f033fb8886ccbf3c59f28737e4b32a0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDriverBindingStart/TestCaseI2cPlatformDriverBindingStart.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDriverBindingStart/TestCaseI2cPlatformDriverBindingStart.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: ef034e2594e328a3a6ea12778412ec553978f468 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:20 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestI2cPlatformDriverBindingSupported

[Feature Description]
Add I2cPlatformDriverBindingSupported test case for I2cPlatformDxe
Add UnitTestI2cPlatformDriverBindingSupported
Mock library:PcdGetPtr().Pci.Read()
Mock Protocol:LocateProtocol().OpenProtocol().CloseProtocol().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:46:53 2022 +0800
Change-Id: I79d8740151d4a59c5fc186aaf4d784acb3c9437f
Original commit hash: 27012d2f73310b7cd9afa5014107a5ac62a5303b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDriverBindingSupported/TestCaseI2cPlatformDriverBindingSupported.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/I2cPlatformDriverBindingSupported/TestCaseI2cPlatformDriverBindingSupported.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: 5bc9ff837f48985edf4b7f62ec159bee85e3ad6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:17 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestEnumerate

[Feature Description]
Add Enumerate test case for I2cPlatformDxe

Add UnitTestEnumerate

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:42:36 2022 +0800
Change-Id: If51a930be1002f1f5fa1389bd4f263c9b1551a8a
Original commit hash: 73810dde9a0d6a07af332611db3fe41db02b1f11

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/Enumerate/TestCaseEnumerate.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/Enumerate/TestCaseEnumerate.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: f6de6b33a7ae3be59d4a3beb322773a204422039 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:14 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestGetBusFrequency

[Feature Description]
Add GetBusFrequency test case for I2cPlatformDxe

Add UnitTestGetBusFrequency
Mock library:PcdGetPtr()

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:27:31 2022 +0800
Change-Id: I28d26eee6d99dc2bf362c71250e5f14b5472f025
Original commit hash: e6b3b664c3ae2addff194b889405f20f686c23d7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/GetBusFrequency/TestCaseGetBusFrequency.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/GetBusFrequency/TestCaseGetBusFrequency.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 2616b732197f7d2fcfb02c0a3810d02b5d0ec310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:11 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestGetPciDevId

[Feature Description]
Add GetPciDevId test case for I2cPlatformDxe

Add UnitTestGetPciDevId
Mock library: PcdGetPtr()
Mock boot service: OpenProtocol().CloseProtocol().
Mock protocol service: Pci.Read().

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:12:41 2022 +0800
Change-Id: Ic9500686ff77d151ff63fe61f997016feede67f2
Original commit hash: 34ac93c2b4c46432bc98bcb4ebd97d77b34aa6c7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/PrivateMock/PrivateMock.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/GetPciDevId/TestCaseGetPciDevId.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/GetPciDevId/TestCaseGetPciDevId.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 5461b7288f5e469f666a67baabf15f3ca083618c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:08 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestSetConfiguration

[Feature Description]
Add SetConfiguration test case for I2cPlatformDxe

Add UnitTestSetConfiguration
Mock library:PcdGetPtr()
Mock boot services:OpenProtocol().CloseProtocol()

Package/Module:Features/I2cFeaturePkg

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 14:03:49 2022 +0800
Change-Id: I7438eb378c1355535a809d58ea7f914c948af454
Original commit hash: 023d6cef2bad215cd7d762dda40a95a0dca3ee0e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/PrivateMock/PrivateMock.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/SetConfiguration/TestCaseSetConfiguration.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/SetConfiguration/TestCaseSetConfiguration.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/I2cFeaturePkg/Test/CommonMock/BootServicesMock.h

================================================================================ 
Commit: 1e4addf13b908501a47dc2052ebbdc7b2454af28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:05 2022 +0530 
-------------------------------------------------------------------------------- 
I2cFeaturePkg: TestCase UnitTestIsSerialIoI2cDeviceIdCp

[Feature Description]
Add IsSerialIoI2cDeviceIdCp test case for I2cPlatformDxe

Add UnitTestIsSerialIoI2cDeviceIdCp
Mock library:PcdGetPtr()

Package/Module: I2cFeaturePkg/I2cPlatformDxe

[Impacted Platform]
MTL.LNL

Hsd-es-id: 15011299024
Original commit date: Tue Sep 13 11:06:05 2022 +0800
Change-Id: Ic1f93a382277ae6a5997f3f8120568c8344fa24e
Original commit hash: 21c0c3d9e815919130ed0e2316a867022f29984d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/I2cPlatformDxeHost.inf
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/PrivateMock/PrivateMock.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/IsSerialIoI2cDeviceIdCp/TestCaseIsSerialIoI2cDeviceIdCp.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/TestCase/IsSerialIoI2cDeviceIdCp/TestCaseIsSerialIoI2cDeviceIdCp.h
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.c
Features/I2cFeaturePkg/I2cPlatformDxe/UnitTest/UnitTestMain.h
Features/I2cFeaturePkg/Test/CommonMock/PcdLibMock.c
Features/I2cFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 1340fb54c2f0220d39749053f674f7ad1dab41bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:49:00 2022 +0530 
-------------------------------------------------------------------------------- 
Remove CheckVirtualBat API from EcFeaturePkg

[Issue Description]
CheckVirtualBat reads the wrong EC register.

[Resolution]
Remove CheckVirtualBat API from EcFeaturePkg.

Package/Module:
EcFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011954397
Original commit date: Mon Sep 19 18:36:00 2022 +0800
Change-Id: If282c1add2351ff9debbfc886d848e53cfed9fed
Original commit hash: ede49d377ec9d166993361b3b35f0cd9bdd0b64b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/Include/Library/EcMiscLib.h
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
Features/Ec/EcFeaturePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: a225cd456c5598ca198a998c2a5e4fb72c5f8732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:54 2022 +0530 
-------------------------------------------------------------------------------- 
SoC PMC EOS bit access causes EFI boot error.

[Issue Description]
I/O cycles to PCH are blocked.

[Resolution]
Existing code invoking, to enable missing programming.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011978110
Original commit date: Tue Sep 13 14:03:48 2022 +0200
Change-Id: I02fc26f542df9a96ff796cd5694a699a9a7bd380
Original commit hash: 90af69b448ba4027c40bab9ef82ef62b7bf5966a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchDmiInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/DmiSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c

================================================================================ 
Commit: 4c5865b26d7950247177b79332bd9243c01a6ea4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:51 2022 +0530 
-------------------------------------------------------------------------------- 
LTSSM debug checks.

[Issue Description]
Add LTSSM debug checks

[Resolution]
Add LTSSM debug checks

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15011978110
Original commit date: Mon Sep 5 14:35:23 2022 +0200
Change-Id: I7eef5f585426238abcb3f5a99d3023ad36541b60
Original commit hash: c6150b1ca9f066b7b63a0b03e9fd77fbccfe7d1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0753192791d4f8fd70b22850c18be7d54f0ef234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:46 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues.

[Issue Description]
Code quality issue.

[Resolution]
Address code quality issues.

Package/Module: ClientOneSiliconPkg.

[Impacted Platform]
LNL

Hsd-es-id: 15011818984
Original commit date: Fri Sep 16 23:10:42 2022 +0530
Change-Id: I6b760e311ced65e7a94c0e5ee669227a0e909b8a
Original commit hash: dbb707a4c3f5e0742de322d653ee3872261caeab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c

================================================================================ 
Commit: 54aa6f8c372b30977b5ce8e400db477e4d8595e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:36 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] Disable Turbo Mode by default as WA - But not using patch table

[Feature Description]
Expected POR settings:
* Turbo Mode = Enabled
Requested Change:
* Turbo Mode = Disabled
Don't do it from patch table, but disable it in BIOS. If we do it
through patch table XML CLI overrides are not taking place.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
MTL-P

Hsd-es-id: 15011998209
Original commit date: Wed Sep 21 16:51:54 2022 +0800
Change-Id: I6e92bcf3588784a8c3370956c5a5de4ea8838a36
Original commit hash: 6b048076b3d5645e3dfe9609e92b83f1c529173b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 4dd3602f9440e912938beea46515ecfb3d9e0274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:28 2022 +0530 
-------------------------------------------------------------------------------- 
[MTLS] BWG 2.8 DPDMI Implemenation.

[Feature Description]
MTLS BWG 2.8 DPDMI Implementation.

Package/Module:
ClientOneSiliconPkg\IpBlock\Dmi

[Impacted Platform]
MTLS

Hsd-es-id: 16018211192
Original commit date: Thu Jul 21 23:35:18 2022 +0530
Change-Id: If8a58d90a4bdb2fd51628dd0da933f8dd23b1180
Original commit hash: aa87744203e7534926174758d248235e000abec6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Register/MtlSocSbPortIds.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/IpBlock/Dmi/IncludePrivate/Register/DmiRegs.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c

================================================================================ 
Commit: 9754e463cf244fdd56b175dd18166a90f7a25ea5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Fixing the Power Boss issue for AC adapter

[Issue Description]
Power Boss was not shifting to the
appropriate action policy based on
plug-in plug-out and battery charge percentage

[Resolution]
Fixed the issue by giving the complete path
to the power participant and Battery participant
This enabled the notification to be sent properly
to DTT

Package/Module: EcFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015413538
Original commit date: Fri Sep 16 13:55:03 2022 -0700
Change-Id: I4c5cb32538eba3e834e62b33bd75a71ee7f027ef
Original commit hash: 34218e433591a79a961826e29879205fba826b1f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcQevent.asl

================================================================================ 
Commit: c34b58211b166ae233549256b888c67c0a1212e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:11 2022 +0530 
-------------------------------------------------------------------------------- 
Add 0xdeadbeef to the query to find out if there is a valid crashlog

[Feature Description]
check 0xdeadbeef on first DW to determine if crashlog is valid

Package/Module:
MeteorLakePlatSamplePkg/CrashLog

[Impacted Platform]
ALL

Hsd-es-id: 15011998055
Original commit date: Thu Sep 22 10:38:51 2022 +0800
Change-Id: I16a93089bfd0592b0d218ec7886606f62c0e9d99
Original commit hash: 7e983028d97dfc9da6160573a8638ee3853a9374

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/SocCrashLogAgent/SocCrashLogUtils.c
MeteorLakePlatSamplePkg/Features/CrashLog/Include/ConvergedStruct.h

================================================================================ 
Commit: 4928d6e66ce26de61969d16507f832a1302a7768 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2393_00

Hsd-es-id: N/A
Original commit date: Wed Sep 21 21:33:45 2022 -0700
Original commit hash: fa52ac8850620137bf1bca6c954dfed4125d0fe1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 42fdd3e10f1fb6c8388401a2cf9fec6c2457a062 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:48:03 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS shall lock the configuration of the SOCIFTTC

[Feature Description]
WHILE BOOTING, BIOS shall lock the configuration of the SOCIFTTC.
WHILE BOOTING, BIOS shall have an API for HSTI to confirm Thermal
throttling configuration is locked.

Package/Module:
ClientOneSiliconPkg/IpBlock/Thermal

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011905924
Original commit date: Mon Sep 19 18:34:26 2022 +0800
Change-Id: I5d26a9d1d32f7a3f8e8271a2da01a3038abda29f
Original commit hash: b5cf9cc6d09d2aa00ee5961416930a3d575eac45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Include/Library/ThermalAccessLib.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/Register/ThermalRegs.h
ClientOneSiliconPkg/IpBlock/Thermal/IncludePrivate/ThermalHandle.h
ClientOneSiliconPkg/IpBlock/Thermal/Library/PeiDxeSmmThermalAccessLib/ThermalAccessLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c

================================================================================ 
Commit: 3889c4c04054eb2a0cba3fa37e6a85b4977432d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update FspInfoHeader to align with FSP2.4

[Issue Description]
FSP_INFO_HEADER is added with two new entries in FSP 2.4 and this will
result in changes to the offsets in extended header.

[Resolution]
Below are required to align with FSP 2.4.
1.Updated FSP info header in FspHeader.aslc.
2.Updated the offset of BuildTimeStamp in build scripts.

Package/Module:
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018084875
Original commit date: Thu Sep 22 09:39:16 2022 +0800
Change-Id: I94c8defcdeda144b6287066b430f6c608e19fad8
Original commit hash: fe1e3087194a009bc22c20e85f931020a72caa20

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/BuildFv.cmd
MeteorLakeFspPkg/BuildFv.sh
MeteorLakeFspPkg/FspHeader/FspHeader.aslc

================================================================================ 
Commit: 7fa1287afd72a058d691a56fbf59832ff3140aec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:35 2022 +0530 
-------------------------------------------------------------------------------- 
MTLPS TCP2 HDMI for both RVP and CRB correction,
and remove TCP2 HDMI from PPV

[Issue Description]
No display on TCP2 HDMI for both RVP and CRB.
TCP2 HDMI for PPV has switched to Type-C.

[Resolution]
Correct the TCP port number for RVP and CRB.
Update VBT config for PPV.

Package/Module: MTL-PS

[Impacted Platform]
MTL-PS RVP, CRB, PPV

Hsd-es-id: 1509151828
Original commit date: Tue Sep 20 16:20:04 2022 +0800
Change-Id: I80c0d6c96e044dad78b665c58e878d81aebad969
Original commit hash: c8dc8f686ec02d27adadc89d9699ef15dbfc561b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc

================================================================================ 
Commit: 79c7dbc8161960c277c59566d194e6b673e05e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:26 2022 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add Unit Test for ConfigureDevicePln

[Feature Description]
Add unit test for ConfigureDevicePln

Package/Module: NvmeFeaturePkg/PowerLossNotifyDxe

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011299060
Original commit date: Fri Sep 9 11:04:20 2022 +0800
Change-Id: I849625c00f2fcd6e70a25470283d989d9242fe9c
Original commit hash: c5f18235d511ccc74921fcaa232596ffe731468e

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PowerLossNotifyDxeHost.inf
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/ConfigureDevicePln/CleanUp.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/ConfigureDevicePln/ConfigureDevicePlnMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/ConfigureDevicePln/PreRequisite.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/ConfigureDevicePln/TestCase.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: b41cd5f767568f41bcf290331ea9ce0415ddf3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:24 2022 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add Unit Test for NvmeGetFeature.

[Feature Description]
Add Unit Test for NvmeGetFeature

Package/Module: NvmeFeaturePkg/PowerLossNotifyDxe

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011299060
Original commit date: Thu Sep 8 15:26:23 2022 +0800
Change-Id: I467fcd5693f8c0b4bcc2015b4bce05c37fc769ec
Original commit hash: a15df02509ab1e673c46bc4b092fc30615cc7f7c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PowerLossNotifyDxeHost.inf
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeGetFeature/CleanUp.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeGetFeature/NvmeGetFeatureMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeGetFeature/PreRequisite.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeGetFeature/TestCase.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: fb87ad0f32d2681fd5986f1f608999d1c113c8a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:21 2022 +0530 
-------------------------------------------------------------------------------- 
NvmeFeaturePkg: Add Unit Test for NvmeSetFeature.

[Feature Description]
Add mock for EFI_NVM_EXPRESS_PASS_THRU_PROTOCOL
Add Unit Test for NvmeSetFeature

Package/Module: NvmeFeaturePkg/PowerLossNotifyDxe

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011299060
Original commit date: Fri Aug 19 10:05:34 2022 +0800
Change-Id: I192d5d21407e2c193794bf27d3150b84c713845a
Original commit hash: da74fbda9669e205de920aa2edf0912426eff790

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/PowerLossNotify.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/CleanUp/CleanUp.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/CleanUp/CleanUp.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PowerLossNotifyDxeHost.inf
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PreRequisite/PreRequisite.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PreRequisite/PreRequisite.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PrivateMock/NvmePassThruProtocolMock.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/PrivateMock/NvmePassThruProtocolMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeSetFeature/CleanUp.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeSetFeature/NvmeSetFeatureMock.h
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeSetFeature/PreRequisite.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/TestCase/NvmeSetFeature/TestCase.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.c
Features/Storage/NvmeFeaturePkg/PowerLossNotifyDxe/UnitTest/UnitTestMain.h

================================================================================ 
Commit: 602699f061cb7b2f8be62ff982c06d1a3bcab9fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TSE] BlockIoTestApp

[Feature Description]
UEFI test application for validating the BlockIoCrypto protocol
implementation.

Package/Module: TseFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 14017245166
Original commit date: Wed Aug 3 15:53:03 2022 -0700
Change-Id: Ic17732c84196cdb0db62b31e832d0979c22d3018
Original commit hash: 5e78eeb258391ecf61e5ae6420f89fe291034e2b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.c
Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.inf
Features/Security/TseFeaturePkg/BlockIoTestApp/BlockIoTestApp.uni
Features/Security/TseFeaturePkg/BlockIoTestApp/HexPi.h
Features/Security/TseFeaturePkg/Include/TseFeature.dsc
Features/Security/TseFeaturePkg/Include/TseFeature.fdf
Features/Security/TseFeaturePkg/TseFeaturePkg.dec

================================================================================ 
Commit: 239b59d739f095121ca288713f855c69ea2b14f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:47:06 2022 +0530 
-------------------------------------------------------------------------------- 
Fix getting PMC ACPI base in EarlyDevices

[Issue Description]
PMC ACPI base can't be read from device on silicon.

[Resolution]
Get address from PCD on SOC and from ReservedIoBase on PCH.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 14017496027
Original commit date: Wed Sep 21 16:15:13 2022 +0200
Change-Id: I9259a4da8f6f43c1730ea21b2760f4510ba9037b
Original commit hash: 1133a034ba5c787588aede520aa9b541966d227d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf

================================================================================ 
Commit: c34de1714ff3dceab0e2c3c7bdb559d1df6cdde2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:45 2022 +0530 
-------------------------------------------------------------------------------- 
SataFeaturePkg: Add SataEraseDxe test case.

[Feature Description]
Add Boot Service mock
Add UefiLib mock
Add test cases for GetParentProtocol
Add test cases for IsSataDevice

Package/Module: SataFeaturePkg/SataEraseDxe

[Impacted Platform]
LNL.

Hsd-es-id: 15011299103, 15011299073
Original commit date: Tue Sep 20 13:02:50 2022 +0800
Change-Id: I976ca091473ef60781c7d300bec95dbe4fc2a496
Original commit hash: 4bb738ea9d8403f746438e5dc9072a842d8278af

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/CleanUp/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/CleanUp/CleanUp.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/PreRequisite/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/PreRequisite/PreRequisite.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/SataEraseDxeHost.inf
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetParentProtocol/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetParentProtocol/GetParentProtocolMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetParentProtocol/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/GetParentProtocol/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/IsSataDevice/CleanUp.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/IsSataDevice/IsSataDeviceMock.h
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/IsSataDevice/PreRequisite.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/TestCase/IsSataDevice/TestCase.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.c
Features/Storage/SataFeaturePkg/SataEraseDxe/UnitTest/UnitTestMain.h
Features/Storage/SataFeaturePkg/Test/CommonMock/BootServicesMock.c
Features/Storage/SataFeaturePkg/Test/CommonMock/BootServicesMock.h
Features/Storage/SataFeaturePkg/Test/CommonMock/UefiLibMock.c

================================================================================ 
Commit: 66d5e1350903e49bd9043d6a605abdda3cc42146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:38 2022 +0530 
-------------------------------------------------------------------------------- 
Added RSA 3k signed PPAM Manifest support

[Feature Description]
Added RSA 3k signed PPAM Manifest support in DGR.
Created new entry in EFI_CONFIGURATION table to support 3K manifest.

Package/Module: DGR

[Impacted Platform]
MTL

Hsd-es-id: 16018133201
Original commit date: Tue Sep 20 23:08:43 2022 +0530
Change-Id: I14a8becc271cbfba7be54120eade142b7f167dda
Original commit hash: ebb597d9158e5a4cf0bc7f8cdbd37a0472d63220

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
MeteorLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 8b24940566f90f08f02c2150558346b39dbcf270 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:30 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS doesn't correctly check if PCH GbE is disabled

[Issue Description]
BIOS needs to check if PCH GbE is disabled.

[Resolution]
Function now checks the LAN disable bit from the PMC register.

Package/Module: ClientOneSiliconPkg/MtlPchPmcLib

[Impacted Platform]
MTL.

Hsd-es-id: 18024105572
Original commit date: Mon Sep 19 15:56:04 2022 +0200
Change-Id: I8678253689a76494dfc0bf87ee4e9cf12a5d70e3
Original commit hash: 31704b253ee1b763b4c22f0ff415989bb9bc2db4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.c

================================================================================ 
Commit: be4126ee5bb19bcad079dd805fa4a35f32d8286c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:25 2022 +0530 
-------------------------------------------------------------------------------- 
MultiIbb supports ACM disabled scenario.

[Feature Description]
M-Ibb service checks if the NEM setting is setup by ACM.
Added PcdAcmSetNem to pass value from board to feature Pkg.
If the initial NEM is setup by BIOS instead, M-Ibb will rearrange cache.

Package/Module:
Feature Pkg, LunarLakeBoardPkg

[Impacted Platform]
LNL

Hsd-es-id: 15011739845
Original commit date: Tue Sep 20 15:58:29 2022 +0800
Change-Id: Idc0ccd0bb90b06593f37eed90218a545af2e78f1
Original commit hash: 7b75c239363c8de3bfc0d96dcf1d789a95a813d9

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/MultiIbbFeaturePkg/Include/Library/NemConfigMtrrLib.h
Features/Storage/MultiIbbFeaturePkg/Include/Ppi/MultiIbbConfig.h
Features/Storage/MultiIbbFeaturePkg/Library/PeiNemConfigMtrrLib/PeiNemConfigMtrrLib.c
Features/Storage/MultiIbbFeaturePkg/Library/PeiNemConfigMtrrLib/PeiNemConfigMtrrLib.inf
Features/Storage/MultiIbbFeaturePkg/MultiIbbFeaturePkg.dec
Features/Storage/MultiIbbFeaturePkg/MultiIbbService/MultiIbbServicePei.c
Features/Storage/MultiIbbFeaturePkg/MultiIbbService/MultiIbbServicePei.inf
Features/Storage/MultiIbbFeaturePkg/Readme.md

================================================================================ 
Commit: 3fe2be540599d04576afd6098af359d41b3bb5ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:17 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS does not expose Performance&Efficient Core options correctly

[Issue Description]
Active Performance-cores BIOS knob exposes no options except "All".
Active Efficient-cores BIOS knob exposes "All" and "0" options only.

[Resolution]
The VFR tool does not support arithmetic expressions for conditional
judgment, update BIOS code and use numerical value instead.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015774655
Original commit date: Fri Sep 16 21:51:59 2022 +0800
Change-Id: I10f895ac752332d0245ca6f46a34cb77166db8ae
Original commit hash: bb08cc935f5aa00fa35f144143a0ee175f7195e3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 9562a9bc0241e6570b715eaf3fbc320c4e0ea27c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2392_01

Hsd-es-id: N/A
Original commit date: Tue Sep 20 23:57:45 2022 -0700
Original commit hash: 8e74cc7d8bb1d20d9b3186a695aeb470e8df23d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8555429cc332bb8a147f84ea81ff76d99d883f69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.18.5

Tue Sep 20 17:29:51 2022 -0700
Original commit date: Tue Sep 20 17:29:51 2022 -0700
Original commit hash: 473daa0bbed40bf74eea442983f0e6d212b569d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eca1eed9f306acfd4db772cd67f2caa6ae03510c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Advance DDR5 default ddrFreqLimit to
4000 & SAGV to 4000g4 & 4000g2

[Feature Description]
(1) MRC must configure a default DDR5 SAGV work point config of
4200 G4, 4200 G4, 4200 G2, 4200 G2
(2) MRC must configure 4000 G4 by default for DDR5 when SAGV is disabled

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015836596
Original commit date: Tue Sep 20 17:18:24 2022 -0700
Change-Id: I128b385f8b54b8af61413bd868851434ea408ece
Original commit hash: 5d0d69af435331b1ff493e7d1d0fefd2fc578308

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: ce71687d36ce4cf2e37887f4741f34280f864000 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2392_00

Hsd-es-id: N/A
Original commit date: Tue Sep 20 21:33:58 2022 -0700
Original commit hash: 7d5d3d058ca281e64b20ad6a28900b0ed7ff7cff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 46b9ef64e0a631931061b6d652df30e70d894ab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:46:01 2022 +0530 
-------------------------------------------------------------------------------- 
Fix "Address not mapped" error observed in simics

[Issue Description]
"Address not mapped" error observed in simics.

[Resolution]
Remove global variable usage, mGpioServices, and
change to use local variable for GPIO instance when require.

Package/Module:
ClientOneSiliconPkg/CNVi

[Impacted Platform]
MTLS, LNL

Hsd-es-id: 16018260837
Original commit date: Mon Sep 19 17:04:54 2022 -0700
Change-Id: I97e3f13dedeefd45a00d8c76b56450257fe7ed70
Original commit hash: e28eac08ca3e99d6173a8d36c9df1e9b4d7b6912

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf

================================================================================ 
Commit: 3e636ff563e5af69cc57df76c59749da434fe857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:56 2022 +0530 
-------------------------------------------------------------------------------- 
Fix bus number decode on MTL PCH-S

[Issue Description]
On simics PCH DMI will claim type 0 cfg cycles forwarded from SOC.

[Resolution]
On real device use secondary bus number as the bus number for PCH.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 18024015879
Original commit date: Fri Sep 16 14:06:16 2022 +0200
Change-Id: I08ad4396eab717e137eb5b9e72d050141a74ca3e
Original commit hash: a62407b0d11bbc9d30290f1a5b72a9751388648a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/PeiDxeSmmMtlPchRtcAccessLib/MtlPchRtcAccessLib.c
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/IpBlock/Ioc/LibraryPrivate/IocLib/IocLib.c

================================================================================ 
Commit: 8e9d076d2ffc492caedf04926476106459ed5aab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:53 2022 +0530 
-------------------------------------------------------------------------------- 
[HFPGA][SOCS][PCH] Enable HFPGA boot using main branch

[Issue Description]
Enable main branch for HFPGA environment

[Resolution]
Skip code not supported on HFPGA enviroment.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 14017556928
Original commit date: Tue Sep 20 11:15:11 2022 -0700
Change-Id: I6103c2eafce4e7cb2e5834f144f04350777f9760
Original commit hash: dd7f6cc3247adff00d54dc43f1cfc8132908a725

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEspi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: a3f9ab2e8c35f75aa72b871b24b3a0ca55e4b96a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:50 2022 +0530 
-------------------------------------------------------------------------------- 
[PSS][MTL-S][RTD3]BSOD observed with DDR5 UDIMM Board ID "0x821"

[Issue Description]
BSOD with ACPI BIOS ERROR is observed with Board ID set with "0x821"

[Resolution]
Fixed ACPI DSDT ASL code

Package/Module:MeteorLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 16018051640
Original commit date: Mon Sep 19 16:57:43 2022 -0700
Change-Id: I46703dc0e15b6c71ec8f9c251d3454781704369b
Original commit hash: b727ea55089fe175a90c22e610dfd1f656de534e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/MtlPchPcie.asl
ClientOneSiliconPkg/Fru/MtlPch/Include/AcpiTables/Dsdt/PcieStorage.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PinDriverLib.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/MtlSRvpRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl

================================================================================ 
Commit: afd3738bb313732e7a0413b11b49960343be6b2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:45 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Setting DIMM count correctly on LPDDR5 Board

[Issue Description]
`incorrect` DIMM count reported on LPDDR5

[Resolution]
Avoid calling into `DFETTable` for LPDDR5

`SelectDFETable_DDR5` only existed for DDR5 MRC type hence, avoid
calling into this function if memory Type is not matching DDR5.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015796522
Original commit date: Mon Sep 19 23:17:31 2022 +0530
Change-Id: I8aed0e0bc2897c2455ec68fb9572476b75fc4446
Original commit hash: 5decb11da361041776321a66ec7d36407ee27ba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 8de06b807a35f6d07b9fe5b3acba0fbf8a6d0770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:36 2022 +0530 
-------------------------------------------------------------------------------- 
Adding a SW SMI to copy PSTH IoTrap regs to IOC IoTrap regs

[Feature Description]
While booting, BIOS shall configure IOC IO Trap in SMM mode.
In SMM mode, these regs can be configured with POSTBOOT_SAI.

Package/Module: Fru/MtlSoc/Smm; Fru/MtlSoc/IoTrapSocLib

[Impacted Platform]
ALL

Hsd-es-id: 14017496048
Original commit date: Tue Jul 5 19:49:05 2022 -0700
Change-Id: Id1286a6cd16d5b858a20d03be963b9099f468d87
Original commit hash: ef2855f35a9d6ecdfeeeadda2f7249250f00ac6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/IoTrapSocLib/IoTrapSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchInitSmm.inf
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Smm/PchIocPsthSmm.c
ClientOneSiliconPkg/Pch/IncludePrivate/Protocol/PchSmiIocPsth.h
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c

================================================================================ 
Commit: 4d651822096cce14e56a7be39317d936a023f9c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:23 2022 +0530 
-------------------------------------------------------------------------------- 
Resizable BAR feature is not working

[Issue Description]
BIOS doesn't enable the resizable BAR feature for devices

[Resolution]
BIOS is checking the setup knob correctly now to enable this

Package/Module:
Fru, IpBlock, Product

[Impacted Platform]
MTL, LNL-M

Hsd-es-id: 16018206239
Original commit date: Tue Sep 20 15:44:08 2022 +0530
Change-Id: I6c54aee122bafdb4c7ddbc63ddc5c0bd0472adc4
Original commit hash: f6a9923c8ac582b34d9541cc5a98c8336a05cdc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Dxe/SiInitDxe.inf

================================================================================ 
Commit: 24f408e1b78e15ad25300867d09f93407bb86ff8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:10 2022 +0530 
-------------------------------------------------------------------------------- 
Errors under 2387

[Issue Description]
SmbusDxe.c :
'PchConfigHob' might be used
uninitialized in this function.
MtlPchInit.c :
Pointer 'SerialIoSpiHandle' returned
from call to function 'AllocateZeroPool'
at line 101 may be NULL and may be
dereferenced at line 147.

[Resolution]
Added NULL check for the variables.

Package/Module: MeteorLakeBoardPkg , ClientOneSiliconPkg

[Impacted Platform]
All

Hsd-es-id: 22015617723
Original commit date: Tue Sep 20 11:56:44 2022 +0530
Change-Id: I336b3b9fb23d70b85015c355497d28923e29ea16
Original commit hash: 42cdb7117ee4276c6e1a5e3f8618a6b07204e3fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusDxe.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusPei.c

================================================================================ 
Commit: 9d2cead91460331e8e8a8fde5a70fa7b0ff3ab95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:45:05 2022 +0530 
-------------------------------------------------------------------------------- 
XmlCli: fixed number overflow issue

[Issue Description]
Potential number overflow fixed

[Resolution]
Added explicit typecast to UINTN in order
to ensure number overflow does not happen at any case

Package/Module: Features/XmlCliFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011847674
Original commit date: Thu Sep 8 23:56:11 2022 +0530
Change-Id: Ifb87663a4f8b5c02617547947531ac7b79eff1af
Original commit hash: 21584c976af775e696b0ef9ceee1606d50a184eb

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.c

================================================================================ 
Commit: 89218bdcd54d637832d85a62bd6189ee3ef7e62c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:44:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M]I2C HID device YB

[Issue Description]
Enabling I2C5 Controller in BIOS enables two I2C HID device
in device manager and one I2C HID device YB in Device Manager

[Resolution]
remove I2C4 device entry done for rework option

Package/Module:
BoardPkg

[Impacted Platform]
MTL M RVP

Hsd-es-id: 22015762140
Original commit date: Wed Sep 14 08:38:43 2022 +0530
Change-Id: Id41cdaa8a5bfffd8e385344d5d8a8df736ef9932
Original commit hash: 2f7e46a52ca4adbea613231f34ab8498afefd5fa

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 507383a321829005d85ae7d55f8dd5f822023100 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:44:48 2022 +0530 
-------------------------------------------------------------------------------- 
Remove PchCrossThrottling in BIOS code

[Issue Description]
PchCrossThrottling is not a POR feature not used/verified
and not documented in BWG & HAS. This legacy code in BIOS
shall clean up.

[Resolution]
Remove PchCrossThrottling policy , BIOS setup and related code.

Package/Module:
ClientOneSiliconPkg,
LunarLakeFspPkg,
LunarLakePlatSamplePkg,
MeteorLakeBoardPkg,
MeteorLakeFspPkg,
MeteorLakePlatSamplePkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15011845525
Original commit date: Tue Sep 20 14:29:47 2022 +0800
Change-Id: I0fac295d3e64c44cabf74fefff3ab7eb49988962
Original commit hash: fa59395856df9d1dc7a2a921e94a6bb5a7a2b4d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchThermal.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocThermal.c
ClientOneSiliconPkg/Include/ConfigBlock/Thermal/ThermalConfig.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: fa79525a678e6cdaffcfed60988728753abf9d65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:44:44 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] SMBIOS V3.6 support

[Feature Description]
BIOS must support SMBIOS v3.6 and report v3.6 in SMBIOS table
entry (PcdSmbiosVersion).

Package/Module:
MeteorLakeBoardPkg\BoardPkgPcdInit
MeteorLakeOpenBoardPkg\OpenBoardPkgPcdInit

[Impacted Platform]
ALL

Hsd-es-id: 15011830150
Original commit date: Wed Sep 14 15:03:39 2022 +0800
Change-Id: Ia55c2df8c38fbba2bdcb997ebd223850f779bdfe
Original commit hash: 6c3be7368535c75a9b48fc00f8bb59a493769b54

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc

================================================================================ 
Commit: e8869f1ad6684dce6370ecdbdac2e362f3a6f3d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:44:38 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
ClientOneSiliconPkg, LunarLakeBoardPkg

[Impacted Platform]
LNL, ALL

Hsd-es-id: 15011952777
Original commit date: Wed Sep 14 20:58:33 2022 +0530
Change-Id: I63b87a8f20990943ee65022129f6f87c455062eb
Original commit hash: b734379f3a9c7a04b14c1dae34b7c64ad679de8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/TxtPeiLib.c

================================================================================ 
Commit: 2fb95c8ddcdd32d8768bfe6b1ce0f69e1328be17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:56 2022 +0530 
-------------------------------------------------------------------------------- 
Missed OcWdtResetCheck() to support both API and DISPATCH Mode

[Issue Description]
Missed to merge OcWdtResetCheck() -
to support both API Mode and DISPATCH Mode

[Resolution]
OcWdtResetCheck() should support both API and DISPATCH Mode
Syncup code change from ADL to MTL

Package/Module:
MeteorLakePlatSamplePkg
C1S/MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 22015762923
Original commit date: Tue Sep 13 18:16:31 2022 +0800
Change-Id: I721ed618597cfaa0b0a7d89fa1dc303fb5bf0647
Original commit hash: eb9825fe294670d0654fb634648f4ae691718d6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInitPreMem.c
MeteorLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/FspWrapperPlatformLib.c

================================================================================ 
Commit: d74105e50219d089488b3993ae180f08b31476a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2391_00

Hsd-es-id: N/A
Original commit date: Mon Sep 19 21:35:33 2022 -0700
Original commit hash: 40c2a833761762543509dcf7cfd5e3d56f6dfca7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6ca0e30bcf3cb2f715a8d49b379da5e3c84ebc75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:38 2022 +0530 
-------------------------------------------------------------------------------- 
Adding support for new WLAN discrete module (CNVd) - GalePeak (GaP)

[Feature Description]
Add support for GaP module and PLDR flow.

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011647989, 15011309426, 15011781518
Original commit date: Tue Sep 6 11:41:29 2022 +0530
Change-Id: I24b28d12e13131c972d9cb7616d4b38ea6bf2d4f
Original commit hash: 7613ce59d93bac343172c26bf86ac20a5ad301d0

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtDsm.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/BtReset.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/CnvPkgNvs.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/DiscreteWifiReset.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelBtDsmFunc3.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelBtDsmFunc4.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc2.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc3.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWiFiDsmFunc4.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/IntelWifiDsm.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/OemWiFiDsmFunc11.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/VsecOpRegion.asl
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/WifiFeature.asl
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.c
Features/Connectivity/CnvFeaturePkg/CnvDxe/CnvDxe.inf
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkg.dec
Features/Connectivity/CnvFeaturePkg/CnvFeaturePkgPcdInit.dsc
Features/Connectivity/CnvFeaturePkg/Include/CnvBoardConfigPcd.h
Features/Connectivity/CnvFeaturePkg/Include/CnvPkgNvsAreaDef.h
Features/Connectivity/CnvFeaturePkg/Include/Dsc/DefaultCnvBoardConfigPcdInit.dsc
Features/Connectivity/CnvFeaturePkg/Readme.md

================================================================================ 
Commit: 87a5bc1d5462225871cd33b8813631ee3a0a6ca5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:35 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Wi-Fi 7 control via DSM Function 12.

[Feature Description]
New ability for OEM to control Wi-Fi 7
enablement/disablement in each country

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16017846559
Original commit date: Mon Sep 19 10:55:39 2022 +0800
Change-Id: I35129b1e5e35ce443e0bf376ad9556ae0d511bfd
Original commit hash: 17467441e2d9a22be55798e5aac61c81e8188f5a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
MeteorLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: f2b7bd6c12aae127a430d87f5b1ac7c246055ab6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:25 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV]MTL BiQuad enablement control

[Feature Description]
To Allow BiQuad filter for power saving in
non-LTE platforms the OEM shall update Intel software
via an Intel-specific UEFI variable

Package/Module: CnvFeaturePkg

[Impacted Platform]
MTL

Hsd-es-id: 16017939306
Original commit date: Mon Sep 19 17:20:04 2022 +0800
Change-Id: I18f81786abf347d5fcfa7cc0f1110376058dbb0c
Original commit hash: aeda4ea0db4a6bc9a9e1668620cf7a1883a880c2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/Include/CnvUefiConfigVariablesVer1.h
Features/Connectivity/CnvFeaturePkg/Include/CnvVariables.h

================================================================================ 
Commit: a797e0dabbf60d6310886ad6b4b99d7e48790f45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:16 2022 +0530 
-------------------------------------------------------------------------------- 
EXT_BUILD_FLAGS environment variable may have FSP settings twice.

[Issue Description]
EXT_BUILD_FLAGS environment variable may have FSP settings twice.

- Building platform via bld.bat does this because prep.bat sets
EXT_BUILD_FLAGS with FSP settings then builds FSP by calling
BuildFsp.cmd, which sets them again.
- Building FSP via BuildFsp.cmd doesn't do this because EXT_BUILD_FLAGS
shouldn't be set, so setting them is the first time.

[Resolution]
Check for presence of each FSP setting before setting it.

Package/Module: LunarLakeBoardPkg, ClientOneSiliconPkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 14017541796
Original commit date: Mon Sep 19 09:53:08 2022 -0700
Change-Id: I81a3686bfebb47efbe149e60f8653a6de46c6877
Original commit hash: c86651da61f1cd155fda274d2e25d0ce23e1e0c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/BuildFsp.cmd

================================================================================ 
Commit: 545aac3d94db6696ba01a160d1494fd2745c70de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:43:13 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issues

[Resolution]
Addressed code quality issues

Package/Module:
Intel/Features

[Impacted Platform]
ALL

Hsd-es-id: 15011819727
Original commit date: Tue Sep 13 20:12:47 2022 +0530
Change-Id: Ib24623c4baadc389ef9f225adce0a0007ef26444
Original commit hash: 30fd47490d84dab920b4a0a1f9a7886e3b4eadfe

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: bf46ed561da06b11902ca3661a8e782bfb9b62ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:39 2022 +0530 
-------------------------------------------------------------------------------- 
Remove MeEwlLib.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove MeEwlLib.
Remove MeEwlNullLib.

Package/Module:
C1S
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18024103333
Original commit date: Mon Sep 19 11:59:36 2022 +0200
Change-Id: I345ae7a5227dff962e22327b9d0da19c364f2a5a
Original commit hash: 41ef13db26f0acd30cd3f07ed70f1a60d45fd178

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Include/Library/MeEwlLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeEwlNullLib/MeEwlNullLib.inf

================================================================================ 
Commit: 2fca016ef1f6f5c78851e51b95e39d472e051436 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:36 2022 +0530 
-------------------------------------------------------------------------------- 
Remove DxePttHeciLib.

[Feature Description]
SPS FW is discontinued. Respective files shall be removed.
Remove server DxePttHeciLib instance.
Remove client DxePttHeciLib instance.
Remove Ptt related setup items.

Package/Module:
C1S
EagleStreamOpenBoardPkg
EagleStreamRpPkg
Features/XmlCliFeaturePkg
GnrwsRpPkg
LunarLakePlatSamplePkg
MeteorLakePlatSamplePkg
ServerPlatformPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18023963943
Original commit date: Tue Sep 13 10:53:49 2022 +0200
Change-Id: Ib3e6f7f56150bfb2e15909db950659482fd93895
Original commit hash: 4a778a9e5ed8858cd32138024fbe3b65f5889f8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PttHeciLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxePttHeciLib/DxePttHeciLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxePttHeciLib/DxePttHeciLib.inf
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.dsc
MeteorLakePlatSamplePkg/Setup/MeSetup.c
MeteorLakePlatSamplePkg/Setup/SecuritySetup.c
MeteorLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 90b82cbf1519e921efe191d2372457610671e547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:29 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P]TBT does not work with vPro after enabling it in bios
until doing G3 -> AC.

[Issue Description]
VPro Tbt Dock is Disabled by default.

[Resolution]
Modify sefault setting as Enabled by default.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MeteorLake

Hsd-es-id: 13010113622
Original commit date: Fri Sep 16 15:57:22 2022 +0800
Change-Id: Iee04b1b52f30fdb07ef9ab6947931a8d55c364e7
Original commit hash: 4ea47de5a94ca9231ff81efec211f87fe50a48c9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: c317605d2a472820489fa6236fc35f291139f41e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:22 2022 +0530 
-------------------------------------------------------------------------------- 
GpioV2/C1S: Provide mechanism to lock GPIO configuration

[Feature Description]
Mechanism to lock GPIO configuration from post-BIOS
modification provided:
- Added CP, RRAC, RWAC registers offsets defines
- Added CP, RRAC, RWAC registers offsets to communities
attritubutes
- Added method to GpioV2Services interface to retrieve
above registers offsets (GetRegisterOffset())
- Added GetAccessControl and SetAccessControl
functions as library functions (not included in GpioV2Protocol)
- Usage Access Control API to unlock and lock POSTBOOT_SAI
for Lock and LockTx registers to lock gpios at EndOfPei
event callback.
- Fixed Gpio Lock mechanism by AC API usage
- Created new GpioV2AccessControl.h header file
with definitions related to handling Access Control
and SAI Groups (Agents)

Package/Module:
GPIOV2

[Impacted Platform]
ALL

Hsd-es-id: 14016360102
Original commit date: Wed Aug 3 09:15:10 2022 +0200
Change-Id: I61ddb6992d759a96a830fd78357c573aafcd1619
Original commit hash: a1373a38a82b8601f41c3c9d39e170babe6fc730

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioTopologyLib/MtlSocGpioTopologyLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEndOfPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/GpioV2ServicesInit/Pei/GpioV2PpiInitPei.inf
ClientOneSiliconPkg/Include/GpioV2Pad.h
ClientOneSiliconPkg/Include/GpioV2Services.h
ClientOneSiliconPkg/Include/Library/GpioV2ServicesCommonLib.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer6.h
ClientOneSiliconPkg/Include/Register/Sai.h
ClientOneSiliconPkg/IpBlock/GpioV2/IncludePrivate/GpioV2AccessControl.h
ClientOneSiliconPkg/IpBlock/GpioV2/Library/GpioV2Services/Common/GpioV2ServicesCommonLib.c

================================================================================ 
Commit: 8b5acf4f4eb5507b296468d3bff225a6b4f3a01a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:19 2022 +0530 
-------------------------------------------------------------------------------- 
The MTL-S PMC response error
when BIOS sending TCSS Init done command to PMC

[Issue Description]
The MTL-S PMC response error
when BIOS sending TCSS Init done command to PMC

[Resolution]
MTL-S needs to send PMC command to PCH PMC instead of SOC PMC.
Add TCSS PCH PMC LIB and use MtlSocIsPchAttached() to determine
if needs to call PCH PMC LIB.

Package/Module:
ClientOneSiliconPkg\Fru\
ClientOneSiliconPkg\IpBlock\

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011847224
Original commit date: Wed Aug 24 02:56:37 2022 -0700
Change-Id: Iea1ce6a962c5fe0eb8179932b255b01825a72430
Original commit hash: d5a0a00a63340d84e2f66da38340cd53fcb4c8dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/TcssPmcPchLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/TcssPmcPchLib/TcssPmcPchLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/TcssPmcPchLib/TcssPmcPchLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/TcssPmcSocLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/TcssPmcSocLib/TcssPmcSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/TcssPmcSocLib/TcssPmcSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/PeiLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PeiCpuPowerManagementLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibCommon.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/PeiDxeSmmTcssPmcLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/PeiTcssPmcLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/TcssPmcLib.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc

================================================================================ 
Commit: acf7ad1f620c667fa828309dae702bf5bcef7b94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:11 2022 +0530 
-------------------------------------------------------------------------------- 
Virtual battery should exist when no real battery on mobile platforms

[Issue Description]
Virtual battery should exist when no real battery on mobile platforms,
so won't use check virtual battery function when publish smbios
information.

[Resolution]
Remove check virtual battery function when publish smbios information
Depend on real battery exist or not to decide whether hide virtual
battery.

Package/Module:
MeteorLakeBoardPkg/SmbiosPlatformInfo

[Impacted Platform]
U,P,M

Hsd-es-id: 15011954397
Original commit date: Wed Sep 14 12:00:40 2022 +0800
Change-Id: I3f971f04e05894d9e2c51f30427114c364ef9263
Original commit hash: 19f3e333da67c35fa84352073f5332fdadb1a842

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 37e23d91a41ddc42541c1a8630e5003cc1230bbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:40:09 2022 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
CI Daily build updating BIOSIdEmb.env
to avoid unnecessary builds in CI.

[Resolution]
Update script to combine Embedded BIOS
build number with Client BIOS build number.

Package/Module: meteorlake-ps

[Impacted Platform]
MTL-PS RVP, CRB, PPV

Hsd-es-id: 1509151828
Original commit date: Thu Sep 15 16:32:08 2022 +0800
Change-Id: I6dc8cee76f21956e45a57a8db8a7c1a694d6893c
Original commit hash: 43d8d2eee3ead94e8cd6ddf94fa041c4bea74041

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env
MeteorLakeBoardPkg/BuildIafw.sh
MeteorLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: d19d84d5dfeca99bbbc3c20b481207492b1df838 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2387_00

Hsd-es-id: N/A
Original commit date: Sun Sep 18 21:34:17 2022 -0700
Original commit hash: 9b5a6266bd73e15341b7fedca8936c57b4dd7cc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 75f596f96f8ad7301f0e4da1e163a8443ef95214 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2387_00) and reset Minor Version to 0

Sun Sep 18 20:28:42 2022 -0700
Original commit date: Sun Sep 18 20:28:42 2022 -0700
Original commit hash: 549be2c0e5f406c77b85ce7457a8c5fcfca43709

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 2c0672200f485fbd4b2b80742c35c063eec5c532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2386_00

Hsd-es-id: N/A
Original commit date: Sat Sep 17 21:36:03 2022 -0700
Original commit hash: 45e831fa59584904c23b5ce867d5ffb60e6a5500

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0da96127a6e34eb88f6fe896cb40a9bcea3210c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2386_00) and reset Minor Version to 0

Sat Sep 17 20:34:12 2022 -0700
Original commit date: Sat Sep 17 20:34:12 2022 -0700
Original commit hash: 94737d235cf52c0ba077efc771eaac4b8752e601

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 493986a16c827714880ef9da7310b13296d1b55e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2385_01

Hsd-es-id: N/A
Original commit date: Fri Sep 16 21:33:46 2022 -0700
Original commit hash: 18f034b1777ffa712e94d2be1aece1692635633b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fae7f33c9a2b292b9198cc53a34bc1c6a3f824f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2385_00) and reset Minor Version to 0

Fri Sep 16 20:24:04 2022 -0700
Original commit date: Fri Sep 16 20:24:04 2022 -0700
Original commit hash: 4422acecc4b7f76518d31c8836ab0aed7d85fbda

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: fa500798941613a81262fc53e58dd94044872600 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:39:00 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]Change DAP USB2 register access from private config to MMIO

[Issue Description]
In MTL, BIOS doesn't have write access to DAP USB2 registers
in private config space.
Need to update the BIOS access method to MMIO.
Add back embedded flag for UsbSwDeviceModeConfig

[Resolution]
In MTL, update BIOS write access to DAP USB2 registers
from private config to MMIO.

Package/Module:ClientOneSiliconPkg/PeiUsbHostControllerInitLib

[Impacted Platform]
MTL

Hsd-es-id: 16017440088
Original commit date: Wed Sep 14 22:43:56 2022 -0700
Change-Id: I81d3cc7ffad06fac1683375a6cc5035557647599
Original commit hash: 26c60f4eebfdac25862e3563447cae70ebbed19f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbHostRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 474d9150fc6d080d9db36088c8e5b3dc8e1c3d4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2385_00

Hsd-es-id: N/A
Original commit date: Fri Sep 16 09:46:39 2022 -0700
Original commit hash: 5d414a165985c6ea1915d22d3902c1dabfce92fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 595e4d2f2123b5c1577e578e7d91f8725bcb6b97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:24 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Smb: Add SMB PEI/DXE driver

[Feature Description]
Added an SMB driver which works in both PEI and DXE. Driver
implementation is based on existing SMB code with additions to support
EFI_DRIVER_BINDING_PROTOCOL in DXE and PCI_DEVICE_PPI in PEI.

Package/Module: ClientOneSiliconPkg/Smbus

[Impacted Platform]
MTL-S

Hsd-es-id: 18023592510
Original commit date: Mon Aug 22 15:00:14 2022 +0200
Original commit hash: 2e5f1d0d1846d80639f695f151ee4588286965a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Pei.dsc
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/MtlSocSmbusPei/MtlSocSmbusPei.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusCommon.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusCommon.h
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusDxe.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusDxe.inf
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusPei.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusPei.inf
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.fdf

================================================================================ 
Commit: 167ab0911e54adb5c9c48437a0d09d3f6b7512e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:21 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeteorLake: Install SMBUS PciIo protocol/PPI

[Feature Description]
This commit installs SMBUS PciIo protocol/PPI in EarlyDevices driver.
This is designed to work with new SMBUS driver.

Package/Module: ClientOneSiliconPkg/MeteorLake

[Impacted Platform]
MTL-S

Hsd-es-id: 18023592510
Original commit date: Mon Aug 22 14:49:50 2022 +0200
Original commit hash: ceec9809b77983aa17ad06a3156ea11f3be22c48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchReservedResources.h
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLibInternal.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPei.dsc
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: d131115e21e20b06646e06f101a5efafdf6c4a82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:18 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add PcIIoLib

[Feature Description]
This commit adds a PciIoLib istance which allows the user to create a
PCI_DEVICE_PPI instance for devices before PCI enumeration. The data
structures used in PciIoLib were originall intended for use in PEI but
the library itself can be easily used in DXE as well.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL-S

Hsd-es-id: 18023592510
Original commit date: Mon Aug 22 13:52:22 2022 +0200
Original commit hash: a9eb0855f52a7088f0309a96e6b4f3b0df7ea45a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PciIoLib.h
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/DxePciIoLib.c
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/DxePciIoLib.inf
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.c
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLib.inf
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PciIoLibInternal.h
ClientOneSiliconPkg/LibraryPrivate/PciIoLib/PeiPciIoLib.c

================================================================================ 
Commit: 3965159ca0b36fda198f308fd7d10c87481f337d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:07 2022 +0530 
-------------------------------------------------------------------------------- 
Possible overflow KW issue of LNL

[Issue Description]
In PeiHeciDevicesInit(), The result of expression:
'PmcGetPwrmBase()+0x1020' generates 4-byte type
while casting to a bigger size of 8-byte

[Resolution]
Remove redundant type cast (UINTN)

Package/Module:ClientOneSiliconPkg\IpBlock\Me

[Impacted Platform]
LNL

Hsd-es-id: 15011958282
Original commit date: Fri Sep 16 11:29:43 2022 +0800
Change-Id: I35a26e2fa3721cea30dd1664c98910af025eeba7
Original commit hash: 3ec7c6e0d4fce8f543d16572c4b7ef3702105a66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInitPreMem.c

================================================================================ 
Commit: 6a070fcc136b1f9630e193648ef18a3b9572f83f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:03 2022 +0530 
-------------------------------------------------------------------------------- 
Remove EnableAcpiCallback and DisableAcpiCallback from SMI handler

[Feature Description]
Support for transition from SMI to SCI mode and vice versa has been
implemented using SMI handler.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeOpenBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011945168
Original commit date: Mon Sep 12 21:43:42 2022 +0800
Change-Id: I8271dc096af3ff63513bb77de211eba4241aa3db
Original commit hash: 43df0f10473a463737fd59918f6732f9c5014d84

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.c
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
MeteorLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmSiliconAcpiEnableLib.c
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.c
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
MeteorLakeOpenBoardPkg/SmmMultiBoardAcpiSupportLib/SmmSiliconAcpiEnableLib.c

================================================================================ 
Commit: 9783cb13b67fb752aa08421b51780900ce7b82ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:38:01 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking

[Feature Description]
Enable natural alignment checking, Initial patch to run policycheck

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011784080
Original commit date: Fri Aug 19 09:23:53 2022 +0800
Change-Id: Ic54dcd781787468f713327610c6608a2550d77a5
Original commit hash: 2433dc0dae887b6fe3dc33feca78a5e68ec52d01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Include/ConfigBlock/Dmi/PeiDmiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h

================================================================================ 
Commit: d0b9e1245d65feba3e73e0fdda74117ee1f551bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:51 2022 +0530 
-------------------------------------------------------------------------------- 
Uninitialized Variable KW issue of LNL

[Issue Description]
Rbuf.Buf0 is used uninitialized in PmcReadLpmReqData function

[Resolution]
Initialize Rbuf structure with ZeroMem()

Package/Module:ClientOneSiliconPkg\IpBlock\Pmc

[Impacted Platform]
LNL

Hsd-es-id: 15011958282
Original commit date: Fri Sep 16 14:07:54 2022 +0800
Change-Id: Ifacc2d03af99f053f278b93491f3aa49acccd01f
Original commit hash: c9e25d67156d14ce6393a81b9d1d22dfa667f42b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 4c6c229d17482343b27d3869c166c9e8f5aaa1fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:49 2022 +0530 
-------------------------------------------------------------------------------- 
Unable to Boot with iGfx after enabling FSP SI Init Multi Phase

[Issue Description]
GetVbtData is using FSP API inputs to get the FSP S UPD pointer.
But FspMultiPhaseSiInit API will not pass UPD pointer as input
to FSP.This results in GetVbtData returning invalid data.

[Resolution]
Modified GetVbtData function to get UPD pointer from FSP Global
Data which will be unchanged through out the multiphase
execution.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 16017991865
Original commit date: Fri Sep 16 09:26:13 2022 +0530
Change-Id: Ib88693c252fb83e64ba5a4d2970c43ad258bbbbd
Original commit hash: 34942ed838b665b818178c5c5409b7a1b0e6a734

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c

================================================================================ 
Commit: d91d4eb1fb93df6d559d8515321db55e79c1e455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:43 2022 +0530 
-------------------------------------------------------------------------------- 
Reorganize FSP UPDs based on SoC/platform feature

[Feature Description]
This PR includes the changes below.
1.Reorganized FSP-M/S UPDs by component, config block or hob.
2.Replaced NvsBufferPtr with the one defined in FSPM_ARCH2_UPD.
3.Removed unused UPDs in FSP-M/S.

Package/Module:
ClientOneSiliconPkg, LunarLakeFspPkg and LunarLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011750072
Original commit date: Wed Sep 14 17:55:40 2022 +0800
Change-Id: I92222b0296d8f0109ed77d2b558472df2d603339
Original commit hash: 982c86338af3741f4c70e0c97451daf6977006bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: 93dc64cd69fa4c0dd241f7e73119a7a910ad8be1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2384_01

Hsd-es-id: N/A
Original commit date: Thu Sep 15 21:34:09 2022 -0700
Original commit hash: 7451c3a4c12e79795216d8e5c4e3eb99eca3ff52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 951a12ef3875d4107dc7a9e372f89c5958e6bb07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2384_00) and reset Minor Version to 0

Thu Sep 15 20:24:57 2022 -0700
Original commit date: Thu Sep 15 20:24:57 2022 -0700
Original commit hash: f06fb585fef9801ef01a32372e8501cf93a20166

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: a1cc22a730880cfebde5684fe095bdb30303ee9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:25 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Logically Dead Code issue

[Issue Description]
Logically Dead Code

[Resolution]
Remove the dead code.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011825290
Original commit date: Thu Sep 15 12:30:34 2022 +0800
Change-Id: Ie7050b429dce9856d5d536dcb68c2b523e09b35a
Original commit hash: c1b95e2d3ff1560161fd7fc553dd7445ae4c1842

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c

================================================================================ 
Commit: ca5b265007f07bc3498b4782ba4bf8aa610f4eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:23 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Tags clean-up for related connectivity.

[Feature Description]
When the only tags are unnecessary, tags must be removed

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011919753
Original commit date: Fri Sep 16 09:03:58 2022 +0800
Change-Id: Ia000800077ef4a2649a06459d0d6c316a92cd06b
Original commit hash: 89c215119449488a1ee34fe5d64d36a13149815e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5DpHdmiRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfoDefault.h

================================================================================ 
Commit: df5b6d019356d1fbe44d4a7281efbd05e39d5197 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:21 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Tainted Data issues

[Issue Description]
Tainted Data

[Resolution]
Check whether array index is valid before using it.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011825290
Original commit date: Thu Sep 15 11:09:30 2022 +0800
Change-Id: I425a59ba3491acd3989c3ddeeb5d06be25e3c0a6
Original commit hash: 779349ceeb59f4b3a08912994a384f44768ea99d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.c

================================================================================ 
Commit: 9db294c9f38c66bc2f9af07487f1949e4348f20a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:13 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] VR_Config Lock test String not printing in HSTI

[Issue Description]
"VR_Config Lock test" found to be missing

[Resolution]
Test implemented and aligned with FAS

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 14017392325
Original commit date: Thu Aug 25 12:57:26 2022 +0200
Change-Id: I4276c5d4a48f59371c77a0f1eb4118c137167ce8
Original commit hash: 287cc0dcbd7a29c3f9d9cef0a708d3efc3705cd3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: aec845da1fdab80c77f9f97e0aaec2f36c5a84e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:03 2022 +0530 
-------------------------------------------------------------------------------- 
Add OCR Basic Authentication Support

[Feature Description]
Get HTTP boot authentication information from CSME
to pass to HTTP Boot driver as a part of the HTTP
Boot callback

Package/Module: MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery

[Impacted Platform]
All

Hsd-es-id: 14017483504
Original commit date: Thu Aug 18 09:38:33 2022 -0700
Change-Id: I9a2fb87f981263de5a3d02a8b7d1fe4586a24eee
Original commit hash: 89c7ea5cfc40fe0a3fdf8a5bf4d6579aa1f861ac

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoverySupport.h

================================================================================ 
Commit: a4e52f41ecde285cb912188b0f3f2b330a4b6ea4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:37:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update CPPM Reg Values for IOE as per BWG.

[Issue Description]
CPPM Clock Gating Policy Reg Values not programmed as per BWG

[Resolution]
Update CPPM Reg Values for IOE as per BWG.

Package/Module: ClientOneSiliconPkg/PMC

[Impacted Platform]
All

Hsd-es-id: 22015797129
Original commit date: Thu Sep 15 16:37:40 2022 +0530
Change-Id: I5d9708d652d45e9f2e5cac8ed77d35793413a855
Original commit hash: 1e50d1dcafe4fd275771c2c2db5446da21dbeba3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c

================================================================================ 
Commit: 18944e43ec0f3cd1e54eb18503c73796414ca376 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:53 2022 +0530 
-------------------------------------------------------------------------------- 
Resizable BAR feature is not working

[Issue Description]
Resizable BAR feature is kept under Fixed Pcd section

[Resolution]
Resizable BAR Pcd kept under Dynamic Pcd section

Package/Module:MeteorLakeBoardPkg, LunarLakeBoardPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018206239
Original commit date: Thu Sep 15 14:52:45 2022 +0530
Change-Id: Ic31e475a033b34dfa0c8fedaf38a518be269ce2b
Original commit hash: cc33e991dc667e620c7cf75bfcfaac87ee01b141

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 62ae434b48f2db1d4e6b1b65849f199562c2d29d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:46 2022 +0530 
-------------------------------------------------------------------------------- 
PMC Gbe Function disable offset update.

[Issue Description]
PMC Gbe Function disable value is always 0 which means it is enabled
even when Gbe is disabled in policy. It is causing assert in debug
BIOS

[Resolution]
Correcting the offset for GBE_FDIS_PMC

Package/Module: ClientOneSiliconPkg/PMC

[Impacted Platform]
MTL-S.

Hsd-es-id: 14017467804
Original commit date: Thu Sep 15 17:05:10 2022 +0530
Change-Id: I6d8a5519ffea5e47bf766f8ed473b9170f884d48
Original commit hash: e2c186a0597fdc90e52a329b51e1aed1ecfedb90

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchPmcLib/MtlPchPmcLib.c

================================================================================ 
Commit: 14ee36490365fd9e665a094b1d4433469f60292a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:42 2022 +0530 
-------------------------------------------------------------------------------- 
GPIOV2 support cleanup GpioLib references in IpBlocks

[Feature Description]
Remove usage of GpioHelpersLib in IP blocks.

Package/Module: ClientOneSiliconPkg/MtlSocGpioNativeLib

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 18023836079
Original commit date: Wed Sep 7 14:14:40 2022 +0200
Change-Id: I4b17ab2e6bc7f4c375bcaf2187e534956a275c11
Original commit hash: f42832465c1f227d9794d2af582d48e42cfa04cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoGpioAccessLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI3cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.inf

================================================================================ 
Commit: 8756c64899d615c03accddbdb94f6867684b03de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:29 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issues

[Issue Description]
Code quality issue

[Resolution]
Address code quality issues

Package/Module:
ClientOneSiliconPkg/Fsp, ClientOneSiliconPkg/Fru/LnlSoc

[Impacted Platform]
ALL

Hsd-es-id: 15011820971
Original commit date: Wed Sep 7 11:33:24 2022 -0700
Change-Id: I6cbf3d9efae4e3be8e3c4bd438adc2ccbb368d93
Original commit hash: 6a1ccbdb8d0ec09a6fc9872fac854a8758fc299c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspGlobalDataInit/Pei/FspGlobalDataInitPei.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: 3b8370f64f6452d58c5fd4ca9c36a26bd4c7a2ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:26 2022 +0530 
-------------------------------------------------------------------------------- 
ALC256 verb table has wrong value for no dmic configuration

[Issue Description]
Implemented the same SSIDs for all the 3 scenarios hence,
the same verb table is loaded and same behavior is
seen whatever option we select amongst
the 3 options listed below.

[Resolution]
Update verb table for no dmic configuration.

Package/Module:
MeteorLakeBoardPkg
LunarLakeBoardPkg

[Impacted Platform]
MTL/LNL

Hsd-es-id: 18024043008
Original commit date: Thu Sep 15 14:24:30 2022 +0200
Original commit hash: 0bcf321cf855b4c6d7850c7ecb8d04cff96a6c0a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: e968014de1939be3841a49d9166e3f6a322817f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2384_00

Hsd-es-id: N/A
Original commit date: Thu Sep 15 05:26:20 2022 -0700
Original commit hash: 5a886cf453aa35de43a04106cc849510c0611e48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c094009fbde10d1e886f463ba52930733b31d4ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:13 2022 +0530 
-------------------------------------------------------------------------------- 
Implement UFS HS Gear 4 Rate B switching flow.

[Feature Description]
UFS HS G4 is newly added feature that requires specific programing
as per PHY vendor documents. And hence implemented PHY programming
that is required for swithing to High speed Gear 4 Rate B in
UfsPlatform driver.

Package/Module:
Features/Storage/Ufs

[Impacted Platform]
MTL-M.

Hsd-es-id: 16018134572
Original commit date: Thu Sep 15 00:20:07 2022 +0530
Change-Id: I0575289757708c6ccdc29865d4b6dcc4c443a321
Original commit hash: 3367a07077a586b3b30d07b2cb82ec8f50d8bed2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocScs.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatformHci.h

================================================================================ 
Commit: 8ad8c9bc6b0b83263589dc75d81ec52a5d94c5d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:36:10 2022 +0530 
-------------------------------------------------------------------------------- 
Convert TypeC to TypeA function for the MTL-P DDR5and MTL-P LP5 T3

[Feature Description]
The code change allow MTL-P DDR5 RVP TypeC Port0 convert TypeA.
The code change allow MTL-P LP5 T3 RVP TypeC Port0 convert TypeA.
Those two board need additional board rework.
The BIOS knobs setting need to update after rework done.

Package/Module:
MeteorLakeBoardPkg

[Impacted Platform]
U

Hsd-es-id: 14017278687
Original commit date: Wed Aug 31 04:36:55 2022 -0700
Change-Id: I5ef015be7edb95e711eb88dcb70dde0b57b62c83
Original commit hash: 23a5a842a8a2368c0cdc77c35bf5310dfae8ae46

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: ffcfec0c2a6d4d199f03da53007c100d3e6a60e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:35:47 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Uninitialized Variable issue

[Issue Description]
Uninitialized Variable

[Resolution]
Initialize variable before using it.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011825290
Original commit date: Wed Sep 14 20:33:39 2022 +0800
Change-Id: Idb2d099067faf1f4c76fee2543ae9924354c7ec0
Original commit hash: 7cfa9fe8626fdc87ce197271e90028b7da45f817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 339e81c4d8bb4c1a3acbcbbe60683541d1867c94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:35:43 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] EnableDmaXCommandReg() fails static code analysis

[Issue Description]
EnableDmaXCommandReg() is failing static code analysis as it can
theoretically result in an infinite loop if MAX_HOST_ITBT_DMA_NUMBER
value become 0.

[Resolution]
Resolution will be to add another condition check in for loop.
Which will be if Func is not greater than MAX_FUNC_NUMBER.
In addition, for performance reasons, we recommend not calling
GetTbtDma0FuncNumber() every time through the loop.
Consider creating a variable to hold the return value from the function
and call the function only once before the for-loop.

Package/Module: PciPlatform

[Impacted Platform]
MTL

Hsd-es-id: 22015557582
Original commit date: Tue Sep 13 09:57:55 2022 +0530
Change-Id: I678e8984f6e9e99d6f7f52ff976dc8b1d13c8fb9
Original commit hash: eedf4c2aaf60fa0b72119b2b0fcfd3f6842bf225

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c

================================================================================ 
Commit: bcbb160084afa18baa2e5f32b4e7fbc9d07e8675 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:35:39 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Update PMC registers for MTL-S as per BWG

[Issue Description]
Incorrect programming of some of the PMC registers

[Resolution]
Update following registers as per BWG

PCH Registers:
PWRM_CPPM_CG_POL3A_V2 - 0x6000884A
PWRM_PM_CFG - Set BIT8 and BIT9 as per BWG by updating policy PchPwrCycDur
PWRM_CS_SD_CTL2 - 0x02121122

SOC Registers:
PWRM_EN_PA_SA_3 - 0x00002000
PWRM_CPPFALIGNCTL_1 - 0xC83F8000

Package/Module: ClientOneSiliconPkg/PMC

[Impacted Platform]
MTL-S

Hsd-es-id: 16016940760
Original commit date: Thu Sep 1 01:18:22 2022 +0530
Change-Id: I2cd1e50ba363072ac95922f0eab9b11b3482f628
Original commit hash: bf88a8f2b3b68e267b43648c5f9028ff43fb0107

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocPmc.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c

================================================================================ 
Commit: 4d1eeb155cefdc02368cc7e3de095048be1f9a45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:35:20 2022 +0530 
-------------------------------------------------------------------------------- 
Fix invalid HSCFG1 programming

[Issue Description]
Static analasysis tools reported problem with unused variable in
UsbHostControllerInit library. Further analysis has shown that this is a
bug in the code and incorrect variable and therefore value is used for
programming one of USB host controller registers.

[Resolution]
Changed modification of Data32Or to Data32And which is then used for
programming of value in HSFCG1 register in Standalone xHCI controllers.

Package/Module:
ClientOneSiliconPkg/IpBlock/Usb/.../PeiUsbHostControllerInitLib

[Impacted Platform]
ADL

Hsd-es-id: 15011825290
Original commit date: Wed Sep 14 11:50:44 2022 +0200
Original commit hash: a4c19a018ed00564a718afa7071137ee0dee1643

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: d06e3676985417e55f4331184e112330b8bd52e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:35:14 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Tainted Data issue

[Issue Description]
Tainted Data

[Resolution]
Check whether array index is valid before using it.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011825290
Original commit date: Wed Sep 14 17:41:41 2022 +0800
Change-Id: I2e180e25f91557661222f0a9dd06bec29084ea8b
Original commit hash: 0a3ede7bdbf6b788bec0923ffe019b13c56ad9ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Noc/LibraryPrivate/PeiTprInitLib/PeiTprInitLib.c

================================================================================ 
Commit: ac88a6cd83e66d600ed1a7ee398e123471199c2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:57 2022 +0530 
-------------------------------------------------------------------------------- 
Changing Left Shift and right shift operators for 64bit Data

[Issue Description]
Memory instability issue was observed in GCC Build, Proactively
adding the same fix to entire source to avoid futher errors.

[Resolution]
Changing Left Shift and right shift operators for 64bit Data with
LShift64 and RShift64 function as GCC compiler is not happy with
the operators for 64bit data.

Package/Module: ClientOneSiliconPkg, MeteorLakePlatSamplePkg,
MeteorLakeBoardPkg

[Impacted Platform]
Default all

Hsd-es-id: 15011209491
Original commit date: Fri Jul 8 17:17:10 2022 +0530
Change-Id: I47d9ceec18d3f720dbac190cc92d1f21aab71b85
Original commit hash: 7f8fdc39dc2cbe35c2daea0f7a5dda43e25de0ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiHostBridgeIpStatusLib/PeiHostBridgeIpStatusLibMtlS.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMemoryMapPrintLib/PeiMemoryMapPrintLib.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Fru/MtlSoc/Tcss/LibraryPrivate/DxeTcssInitFruLib/DxeTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Txt/Dxe/TxtDxeLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakePlatSamplePkg/Features/Usb/UsbDeviceDxe/UsbDeviceDxe.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/HrPciSrv.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4RtEnumLib.inf
MeteorLakePlatSamplePkg/Include/Library/Tcg.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
MeteorLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
MeteorLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c

================================================================================ 
Commit: 1bc2fc09f5974a10c46908613682c20065eb9169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:53 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL][EC] Remove EcPeciMode setup callback

[Feature Description]
The EcPeciMode setup callback contain the function implementation
which need to enter the setup menu and change the option to make it
active. The XMLCLI change the setup value without enter the setup menu
so thet automation thru XMLCLI would fail.

Package/Module:
MeteorLakeBoardPkg/DxeUpdatePlatformInfoLib
MeteorLakeBoardPkg/PeiBoardConfigLib
MeteorLakePlatSamplePkg/SetupVariable.h
MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL.

Hsd-es-id: 15011669039
Original commit date: Mon Aug 1 17:53:08 2022 +0800
Change-Id: Ia2e8da2b8ec2ed87cec22b08a15c9cf3038ab971
Original commit hash: 87ac81ccf0f3025e094fd284c045c842a4b82308

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/EcSetup.c
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/Setup.c
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h

================================================================================ 
Commit: 2f509d9c94c444464f7e94fea3a4df6c5effc539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2383_00

Hsd-es-id: N/A
Original commit date: Wed Sep 14 21:34:03 2022 -0700
Original commit hash: 3d1d8d0972add2994ed7f7013bb83f014cff7fa2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 128ce709efa8e0b781ed0191ff518cc08c646e42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.18.4

Wed Sep 14 17:12:47 2022 -0700
Original commit date: Wed Sep 14 17:12:47 2022 -0700
Original commit hash: 4b5712b0725ef7ff4455b0620cdc13185fdd7f39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 23ec844229a7065cfdc4780fa23a5cdb220e171d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:42 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-M | DDR5] SAGV WP Updates for DDR5

[Feature Description]
(1) MRC must configure a default DDR5 SAGV work point config of
3200 G4, 3200 G4, 3200 G2, 3200 G2

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015792526
Original commit date: Mon Sep 12 18:04:28 2022 -0700
Change-Id: Idf3139405d7dde24ce4aa4dac1153fa97a94389f
Original commit hash: 87591f8d775927061c03d8948e42b7eb456305dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f95c661b42789b820ed2641a5d06dae77373a490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.18.3

Tue Sep 13 17:34:35 2022 -0700
Original commit date: Tue Sep 13 17:34:35 2022 -0700
Original commit hash: f8aed941fa9a9a0a944e6997007242c3f07dff27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 44ed095e656eae843422a603aa31d7a139913348 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:36 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CmdVref CA Parity Update to RMT

[Feature Description]
When using Last Pass Edge Search algorithms (Used in MrcGetBERMargin)
on DDR5 sweeping CmdVref with CA Parity stress; MRC must issue a JEDEC
Reset every time an error was detected.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015743726
Original commit date: Wed Sep 7 20:50:51 2022 -0700
Change-Id: I0faa25a80347c919b30d24834e855271b40ac639
Original commit hash: c81216f1f764c8e079e4441c0ad94832cf5d7817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 866a581357d73d7668eec295187bc620cddff6c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.18.2

Tue Sep 13 16:51:08 2022 -0700
Original commit date: Tue Sep 13 16:51:08 2022 -0700
Original commit hash: abfcfeb422b52d013460c0dea95a28b05ae9f4c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff53894eccf20dfc81eaa3edc37b7f0a7b7b07e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:31 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] tRX_DQS2DQ Update in JESD79-5B

[Feature Description]
DDR5 Jedec Spec has updated tRx_DQS2DQ
Changed Tdqs2dqPs Min/Max based on the frequency table from JESD79-5B

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015729145
Original commit date: Wed Aug 31 10:08:42 2022 +0800
Change-Id: I8c62232eecfd4ca8e7888dcd3123720b9e5a48c6
Original commit hash: b8cdddff9ff6ef71f9fd16218cd5668f2717e957

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: bf9d6ae8985ce4638d6e7b74d7c8db1bcf8cc530 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.18.1

Tue Sep 13 16:48:44 2022 -0700
Original commit date: Tue Sep 13 16:48:44 2022 -0700
Original commit hash: b8163ededb68a81e9afbe55455ac2cf5509e5295

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9cc31b620fa079f69ce9479e8b6e17e5d4107f39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] RcvEnFifoDelta pointer separation updates

[Feature Description]
RcvEnFifoDelta needs to be updated for MTL-P Gear 2 based on
empirical data collected on platform (attached to FR)

Change Summary:
1: Split out RcvEnRxFifoDelta processing per technology

2: ...
Increase RcvEnRxFifoDelta for LP5 Gear 2 from 9 to 14
Decrease RcvEnRxFifoDelta for LP5 Gear 4 from 8 to 7
Increase RcvEnRxFifoDelta for DDR5 Gear 2 from 9 to 14
No change to RcvEnRxFifoDelta for DDR5 Gear 4. (8)

3: Conforming to EDK Coding standards for if-else

Package/Module:
ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015716413
Original commit date: Mon Aug 29 15:49:46 2022 -0700
Change-Id: I6b09f61b1041c1f7737103bf2dcbecdcc31cb194
Original commit hash: 9864cf39aea7e833d07590ddeefb8208901c7604

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: b3745a58b9dafe511c31231da7afc8cd4505980f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:34:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2383_00) and reset Minor Version to 0

Wed Sep 14 20:29:05 2022 -0700
Original commit date: Wed Sep 14 20:29:05 2022 -0700
Original commit hash: 28c78c875a73e638fa08ca9d0450f62d59a35c06

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: a2a2f683ad589811724bf4f5778cc57fe404040c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:33:59 2022 +0530 
-------------------------------------------------------------------------------- 
Logically deadcode in PsrGetInfo function

[Issue Description]
Redundant NULL check for RetrievedData pointer

[Resolution]
RetrievedData is already having NULL check. Hence checking for
PsrGetnfo function return "Status".

Package/Module: PsrFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16017604804
Original commit date: Tue Sep 6 10:08:33 2022 +0530
Change-Id: Icc6e386d62a25d096a21ffdab57bc770ec1cbbd2
Original commit hash: 667d65c4c99f59f053c60dad8700b84626adaafd

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c

================================================================================ 
Commit: 0a7efe6972c6dfab99e7d3b216ace3b16c43b679 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:33:54 2022 +0530 
-------------------------------------------------------------------------------- 
UEFI Variable Protection Platform changes

[Feature Description]
Change name of PCD from RpmcEnable to ProtectedVariableEnable
to more accurately reflect this feature.
Add Platform RPMC library required for feature to run.
Add print of RootKey for validation tests.
Change the hard coded RPMC counter value so the EDK2 code does
not need a similar change.

Package/Module: MeteorLakeBoardPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 22015395586
Original commit date: Sun Sep 4 01:26:04 2022 -0700
Change-Id: I5bff866892bd3b933874c2eeeab7c5a1e82ba2eb
Original commit hash: 08ac066be74cd4da4fceadfe3bc6985691fe40c2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakePlatSamplePkg/Features/Me/KeyService/KeyServicePei/KeyServicePei.c
MeteorLakePlatSamplePkg/Features/Rpmc/Library/PeiRpmcLib/PeiRpmcLib.c
MeteorLakePlatSamplePkg/Features/Rpmc/Library/PeiRpmcLib/PeiRpmcLib.inf
MeteorLakePlatSamplePkg/Features/Rpmc/Library/SmmRpmcLib/SmmRpmcLib.c
MeteorLakePlatSamplePkg/Features/Rpmc/Library/SmmRpmcLib/SmmRpmcLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 4b57178c5c68944ddaa8e5604b594a1d09f8eec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:33:29 2022 +0530 
-------------------------------------------------------------------------------- 
Remove debug print in case of P2SB msg

[Issue Description]
Failure case prints message. In the case of while loops
checking for a register change via P2SB, this spams the logs.

[Resolution]
Mute the debug message.

Package/Module:
ClientOneSiliconPkg/PeiDxeSmmP2SbSidebandAccessLib

[Impacted Platform]
LNL-M

Hsd-es-id: 22015694404
Original commit date: Tue Sep 6 17:15:14 2022 -0700
Change-Id: Icb1b6ac4d00d0b130ecb6465c40cfa3247b1347b
Original commit hash: 82c609d54692050620df9d22c6bb7fe71f193c97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiDxeSmmP2SbSidebandAccessLib/PeiDxeSmmP2SbSidebandAccessLib.inf

================================================================================ 
Commit: 54faf645e0d9e80158dc2acff825fa6e8b774493 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:33:04 2022 +0530 
-------------------------------------------------------------------------------- 
Remove VBTMipi related codes

[Feature Description]
Remove VBTMipi which is not POR for MTL onwards

Package/Module:VBT

[Impacted Platform]
LNL

Hsd-es-id: 16017993850
Original commit date: Wed Aug 17 20:20:52 2022 +0530
Change-Id: I37d9751d2e5be3e6095e74ec9f99d2061a859b43
Original commit hash: 6e2b88d245c09a2926b15b06ea50e7fe4c30fc85

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: e2013e82800872feb73cb69d9abf4fa44e557e71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:57 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix ME Coverity issue

[Issue Description]
Fix two error which are reported by Coverity.

[Resolution]
1. Add return for failure of getting AmtPeiConfig.
2. avoid ByteOffset becoming negative

Package/Module: ClientOneSiliconPkg\IpBlock\Me

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011949708, 15011950199
Original commit date: Tue Sep 13 14:24:56 2022 +0800
Change-Id: Ieea6cc95e22ca077e80b88bec2b39e0242b6cde8
Original commit hash: 231d08f30a9be3cf8abcde69233410ecd1be21a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c

================================================================================ 
Commit: 9c3c5157cf89b06d82d1713a7b7c60333c2e66d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:46 2022 +0530 
-------------------------------------------------------------------------------- 
W_DISABLE#2 de-assertion logic on PLDR timeout case

[Feature Description]
During Wi-Fi initiated Product PLDR abort flow, it is observed that BT
is disappearing. It is found that BT is disappearing when PLDR abort
timeout. Hence it required to de-assert W_Disable#2 on PLDR abort
timeout scenario to bring back Bluetooth.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16018052013
Original commit date: Tue Sep 13 15:32:00 2022 +0530
Change-Id: If3e52d6afe90668381b34e29a17a5739d1128140
Original commit hash: 06afccd758a07d2a19ca4ee7e2eb8e8d1f8eed66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/AcpiTables/CnviWifi.asl

================================================================================ 
Commit: 90838052cbcf448fc048dce3fc1ba1abcec01f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:44 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS debug menu option update on high power mode

[Feature Description]
Update of the BIOS menu to add new options and
update the naming to be better reflect the options.

Package/Module:
ClientOneSiliconPkg
MeteorLakeSamplePkg\Setup
LunarLakeSamplePkg\Setup

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011833066
Original commit date: Wed Sep 14 11:58:27 2022 +0800
Change-Id: I758c47abeefccaa6caafbf8c363b7a42022c409e
Original commit hash: bdb6917b115e8d2a75b0689636a8ae688232e861

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/Dci/DciConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/SiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLibPreMem.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSiPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.c
MeteorLakePlatSamplePkg/Setup/DebugSetup.hfr
MeteorLakePlatSamplePkg/Setup/DebugSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupCallbackExList.h
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: d1edc6e27f8fdbb573e350a43aa701b7b444ca86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:41 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS cannot execute keyboard lock continuously

[Issue Description]
BIOS cannot execute keyboard lock continuously.
Keyboard lock will succeed the first time but fail after the
second

[Resolution]
Whether FlagVariable exist in mAmtConsoleVariableGuid
BIOS need to save the ConIn in GlobalVariable and clear it.

Package/Module: DxePlatformBootManagerLib

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011954758
Original commit date: Tue Sep 13 17:51:57 2022 +0800
Change-Id: I03289c96732456b80a352948acbb973cc9de82db
Original commit hash: c9584b5fda01fdf7ef4fb81735fc457033dadfb9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 9adb3fc9c97edea6c6a3141a917689044aba7e2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MTL-PS ConfigPatch to use OR operator

[Feature Description]
Update MTL-PS ConfigPatch to use OR operator

Package/Module: ConfigPatch

[Impacted Platform]
MTL-PS

Hsd-es-id: 1509151828
Original commit date: Thu Sep 8 21:26:43 2022 +0800
Change-Id: Iab7950d8f4544e2b45b8a493ee1776f3c4089f74
Original commit hash: beb5c67eed3becb867a4f1d311119b452cc443db

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a6bf4df3cd162fabdfdbe07f53281613608d6aca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:34 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/PMC: Add back two PMC commands in emulated platform

[Feature Description]
In original code, BIOS skip two PMC commands which are not supported
in emulated platform at before.
Now emulated platform add the support of two PMC commands, so BIOS need
add back the two PMC commands.

Package/Module: ClientOneSiliconPkg/IpBlock/Pmc/

[Impacted Platform]
LNL

Hsd-es-id: 15011817613
Original commit date: Tue Aug 23 10:50:53 2022 +0800
Change-Id: Ic859d1afbd9aa0baabacf6a1d61a1ef1361f3f8d
Original commit hash: 28546faa5aeffac5ba8ddd66fba67bb4dff6413c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: a43e98a14fb086349730e5b76aac93658947ec29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:23 2022 +0530 
-------------------------------------------------------------------------------- 
Disable PCIe Rootport using BIOS setup option is not working

[Issue Description]
Disable PCIe Rootport using BIOS setup option is
not working for SOC ports.

[Resolution]
If Rootport is IOC decoded,
it should be disabled through IOC 'DevEn' registers

Package/Module:
Fru\MtlSoc

[Impacted Platform]
MTL

Hsd-es-id: 16018187584
Original commit date: Thu Sep 8 14:10:41 2022 +0530
Change-Id: Ic3ff4857b2dbf90d65c1bb955955a4170d974ec3
Original commit hash: f982b287d1f483703a764bf35ad731654cb01a4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c

================================================================================ 
Commit: 252143fc6c332c4e55b0ff43398a0eaacf7ee3c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:21 2022 +0530 
-------------------------------------------------------------------------------- 
Smbios: Cannot update system slot info through PcdSmbiosMainSlotEntry

[Issue Description]
Cannot update system SlotEntry through PcdSmbiosMainSlotEntry

[Resolution]
Add SYSTEM_SLOT_ENTRY back, it records NumberOfEntries for
PcdSmbiosMainSlotEntry use.

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011862449
Original commit date: Thu Sep 1 18:34:05 2022 +0800
Change-Id: I3bee657992696960ad58fb4b2d6eb6b79d2b37c3
Original commit hash: 7e287b4f429318cc913c90a308f6b8be2e5b5459

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/SmbiosPlatformInfoDefinition.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 21b0812ab580f997b3fa838c43145cba10cc65da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] BIOS shall not set any TCC Offset programming

[Feature Description]
TccOffset BIOS setting for P2KS is 0C like P2K, we simply do not need
this protection as we have fixed A-code (fast throttling) and fixed
content. POR value of TccOffset program is zero.

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 22015753765
Original commit date: Tue Sep 13 09:17:40 2022 +0800
Change-Id: Id2446b914ff97a5976809c7c552872ea4eb430f1
Original commit hash: bda09e2c55894314cdd1f64813d65f8acf9a06a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementPolicyLib/CpuPowerManagementPolicyLib.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 9bc752e66efe9fe07724cc9a7a2d8621f1b4c2cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:08 2022 +0530 
-------------------------------------------------------------------------------- 
LPSS Flow is broken on MTP-S Fix.

[Issue Description]
1. Currently Devices enabling is hardcoded.
2. Data corruption is happening while sending Data from FRU layer to
IP block.
3. Verify GPPRW_PCI_CNTL_CFG mapping is correct or not.
4. Verify PSF mapping and accesses are correct or not.
5. PSF Lib implementation does not have functions that returns
PSF_PORT structure directly. Ideally current approach is good
to have function for PSF configuration of each LPSS Devices
but current HANDLES do not have functionality for callbacks.
In order to add it now we will have to change IP block code
as well along with adding similar callback functionality for
other platforms.
6. I3C Mode values are not getting updated in policy.
7. Verify if Early Disabling Mechanism is present for LPSS.

[Resolution]
In same order as of Issues.
1. LPSS config values are now taken from PCH Policy.
2. There was local pointer being fed in Handles for PCR and
PSF resulting in exceptions corrected pointer for PCR and
PSF.
3. Verified GPPRW_PCI_CNTL_CFG are correct.
4. Verified PSF mapping and accesses are correct.
5. Added new functions to get PSF_PORT access for all LPSS
devices.
6. Corrected condition for getting I3C values from Setup and
storing into policy.
7. Verified Early Disabling Mechanism is present for LPSS.

Package/Module: Fru/MtlPch

[Impacted Platform]
MTL-S and MTP-S

Hsd-es-id: 16018022610
Original commit date: Tue Sep 6 11:38:59 2022 +0530
Change-Id: Ice5d51a06192492872d792fa6318e49a2a323a4c
Original commit hash: bb3b7375cbc4466fd94d3472500eb0129aae2f11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchPsfLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchSerialIoLib.h
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/MtlPchBdfAssignment.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI3cSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiDxeSmmMtlPchPsfLib/MtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/PeiMtlPchInitLibFsp.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/PeiDxeSmmPchInfoLib/PchInfoLibMtl.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitCommon.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: e57e4aad381043856bf25dfa6d22084287a5febc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2382_00

Hsd-es-id: N/A
Original commit date: Tue Sep 13 21:32:25 2022 -0700
Original commit hash: 2716c28231a2c53a30e92217447277155599d67b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 037370ee1c8d0eadabddbbca607d6fb3eaa83d06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:32:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update CNVi GPIO for MTP

[Issue Description]
Update CNVi GPIO for MTP

[Resolution]
1. Update the number of CNVi configured GPIOs.
2. Update CNVi CRF GPIO, BT Enable Pad and BT Host Wake Interrupt.

Package/Module:
ClientOneSiliconPkg/CNVi

[Impacted Platform]
All

Hsd-es-id: 22015687712
Original commit date: Thu Sep 1 11:36:32 2022 -0700
Change-Id: I2f1b9bca3916e5f2f401f15e1bb24e57776e14b2
Original commit hash: 1f3d607fa1b51da88907fdd80c37c62cf70be467

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlPch/Include/Library/MtlPchGpioNativeLib.h
ClientOneSiliconPkg/Fru/MtlPch/Library/MtlPchGpioNativeLib/MtlPchGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/CommonLib.dsc
ClientOneSiliconPkg/Fru/MtlSoc/Library/CnviLib/CnviLibMtl.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/CnviLib/CnviLibMtl.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocGpioNativeLib/MtlSocGpioNativeLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocCnvi.c
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchCnviAcpi.c
ClientOneSiliconPkg/Include/Library/CnviLib.h
ClientOneSiliconPkg/Include/Register/GpioRegs.h

================================================================================ 
Commit: f164c0b81217c6117ef8709cc61bc406a6f37476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:31:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2382_00) and reset Minor Version to 0

Tue Sep 13 20:23:41 2022 -0700
Original commit date: Tue Sep 13 20:23:41 2022 -0700
Original commit hash: 6cbafafd2e3116eb6fc8cccbdef0581d178f2900

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: af2524f71471f7b8551d601622554dfa41509c19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:31:19 2022 +0530 
-------------------------------------------------------------------------------- 
Unable to enumerate PCIe PXPB pcie1.port2 with 2x2 Lane Reversal

[Issue Description]
With 2x2 lane revarsal for port PXPB, pcie1.port2 doesn't enumerate
due to GPP_C_5 stayed low.

[Resolution]
Updated GPP_C_5 in VpdPcdBoardGpioTableWwanOffEarlyPreMem to active high

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
Meteorlake-P

Hsd-es-id: 14016765065
Original commit date: Tue Sep 13 10:13:11 2022 -0700
Change-Id: I5ccc6748c7d6723ac6b1d3d631326b2394b45db5
Original commit hash: 3edd42a9b818aeb74fb725a683818f164c81a5c5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc

================================================================================ 
Commit: d08ee58d2cba29b8005bbabc55c912d84f69def7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:50 2022 +0530 
-------------------------------------------------------------------------------- 
[C1S] Modify structure revision and delete deprecated items of CPU IP

[Feature Description]
Modify structure revision and delete deprecated items of CPU IP

Package/Module:
ClientOneSiliconPkg/LunarLakePlatSamplePkg/MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 22015752608
Original commit date: Wed Sep 7 16:06:27 2022 +0800
Change-Id: I99b80c8b295315eacf5a880001b1941c7a8624fb
Original commit hash: 795f3abc454265174cd88174be8dccdc9a8facc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPowerManagement/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
MeteorLakePlatSamplePkg/Include/OemSetup.h

================================================================================ 
Commit: 7f9793a4958ef66d4fb08420b34559128b1d2460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS knob name to Pre-boot DMA Protection

[Feature Description]
The BIOS knob name "Control Iommu Pre-boot Behavior" is not clear.
Update BIOS knob name to "Pre-boot DMA Protection"

Package/Module: MeteorLakePlatSamplePkg/Setup

[Impacted Platform]
MTL ALL

Hsd-es-id: 15011914533
Original commit date: Thu Sep 8 16:43:50 2022 +0800
Change-Id: I154429f3f2f96925208097ef128d06087abc3489
Original commit hash: 04ff93882ffe63dba450c78a316ae016f465c933

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: b4603236860ffe6d40ec36be7e1664f1e1dad5f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:44 2022 +0530 
-------------------------------------------------------------------------------- 
Use null root entry table in pre-mem phase

[Issue Description]
Meet VTd queued invalication error in Abort DMA Mode.

[Resolution]
Use null root entry table to replace Abort DMA Mode.

Package/Module:MeteorLakeBoardPkg/BoardPkgPcdInit

[Impacted Platform]
MTL ALL

Hsd-es-id: 15011913452
Original commit date: Thu Sep 8 13:16:57 2022 +0800
Change-Id: I9db806310fd2491acf0b3bcfde498e098e6be0ed
Original commit hash: ca93785db043645c1ed77884d388774b920277ba

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 913a300c63d1ddf939ae76c9a84ee2bd8ca00983 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2381_00

Hsd-es-id: N/A
Original commit date: Mon Sep 12 21:34:00 2022 -0700
Original commit hash: ef7e760f05d6d3517d63267c61c04ec409d615dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ef4b33e554df8f4cf9461fea417b8e7287a57577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:28 2022 +0530 
-------------------------------------------------------------------------------- 
[CNVd][WiFi][GaP] Bios should return the Reset type

[Feature Description]
BIOS shall provide the configured Reset Method Type when WiFi Driver
request at runtime thru ACPI DSM method with function #2

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 16018147611
Original commit date: Thu Aug 25 02:20:07 2022 +0530
Change-Id: Iaf62ad3d1e1da95af43bc70e1a4d63a522f479bf
Original commit hash: 50f4afffbcb8382accc33a5d6f3aa1d8d37f46dd

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/IntelWifiFeatureDsm.asl

================================================================================ 
Commit: 0fb0e86af2cc717925da998c5f0d5b6d9615d3af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2381_00) and reset Minor Version to 0

Mon Sep 12 20:27:50 2022 -0700
Original commit date: Mon Sep 12 20:27:50 2022 -0700
Original commit hash: d084ddeffee349fe35356025bf8c7a6f8e12d66e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 63c18513413708278baba6d44f903adde5a24ece 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:19 2022 +0530 
-------------------------------------------------------------------------------- 
MTL fix FMMT calling failed with edk2basetools issue

[Issue Description]
Currently, when build platform with edk2basetools pip module,
the FMMT not found issue will be triggered which will cause
build failed.

[Resolution]
As the others tools used in platform build are all from Edk2 repo,
thus disable the FMMT calling from edk2basetools pip module until
the path issue fixed from edk2 tool path setting.

Package/Module: MeteorLakeBoardPkg/postbuild

[Impacted Platform]
ALL

Hsd-es-id: 15011757361
Original commit date: Wed Sep 7 18:36:57 2022 +0800
Change-Id: Iedbc332150f7b2455aecd06d7ffff0212cfe7406
Original commit hash: 57f3606f702754526936acabea13fe9f855bdf19

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py
MeteorLakeBoardPkg/PostBuild.sh
MeteorLakeBoardPkg/SetEdk2Env.bat
MeteorLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 2082f779d2b0122fc8fdfcc4b95efade6ca15cdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:30:10 2022 +0530 
-------------------------------------------------------------------------------- 
Address code quality issue

[Issue Description]
Code quality issue

[Resolution]
Addressed code quality issue

Package/Module:
ClientOneSiliconPkg\Pch\PchSmiDispatcher\Smm\

[Impacted Platform]
ALL

Hsd-es-id: 15011897034
Original commit date: Thu Sep 8 23:41:22 2022 +0530
Change-Id: I66da25d4fb2d602d624c0b41d7c1d07bebd113a3
Original commit hash: ff45a5ed8ea410319d90eea99d6a8d613d42bc43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c

================================================================================ 
Commit: d201895c615bd26809e20c9c069e71bc94d28cc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:29:59 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] [MTL] Logically dead code in LoadAcpiTables function

[Issue Description]
UpdateCounter variable was set to 1.
However, the code was checking for values greater than 1.
As a result, none of the if conditions were entered and
the whole piece of code was not executed.
This piece of code is supposed to disable the _TMP method
for Tmp1Object.
It changes the name of the method in order to disable it.

[Resolution]
DTT validation do not have a use case for this object.
Removed the entire code block.
Removed the references from MTL code too.

Package/Module: DptfFeaturePkg

[Impacted Platform]
Default LNL

Hsd-es-id: 16017589319
Original commit date: Thu Aug 25 16:34:18 2022 -0700
Change-Id: I509efa6979a7fc77f835982766d1c609873c4410
Original commit hash: 1a3cb12853cb739e69fdabff9fce9b7b5e06d3f4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/Dptf.c
Features/Thermal/DptfFeaturePkg/Include/DptfConfig.h
MeteorLakePlatSamplePkg/Setup/PlatformSetup.hfr
MeteorLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 3292e7c7b42b707ba85b7c5f708ebd210440711a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:29:50 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] Status value not checked

[Issue Description]
1. Status returned from calling SetVariable
was not checked.
2. Status returned from calling InstallProtocol
was not checked.

[Resolution]
Added code for asserting if the status is not success.

Package/Module: DptfFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011820256
Original commit date: Thu Sep 1 12:05:41 2022 -0700
Change-Id: I5c60fdcf754f510ddb27712fa86cf65b5ed68bc8
Original commit hash: ca220deef08483f1577b673ef24e11d78b135802

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Thermal/DptfFeaturePkg/DptfInstallTableDxe/Dptf.c

================================================================================ 
Commit: f5ceadeca29846eb9efd8dbd79ff808f88b8e5a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:29:20 2022 +0530 
-------------------------------------------------------------------------------- 
Fixed UfsPlatform Driver loading and installation of its protocol.

[Issue Description]
UfsPassThru driver relies on EDKII_UFS_HC_PLATFORM_PROTOCOL
installed by UfsPlatform driver for platform dependant procedures
which is getting delayed due to the dependency on PciIo protocol.

[Resolution]
This is fixed by
1) removing the PciIo protocol dependency in UfsPlatform driver
entry point where it installs EDKII_UFS_HC_PLATFORM_PROTOCOL.
2) deferring PciIo protocol usage during EdkiiUfsHcPreHce callback
from UfsPassThru driver.

Package/Module:
Features/Storage/UfsFeaturePkg

[Impacted Platform]
MTL-M

Hsd-es-id: 14017487362
Original commit date: Fri Sep 9 11:46:18 2022 +0530
Change-Id: I78724b97b2cb019602a9d33ac5235a5f7c907755
Original commit hash: fa3ad32cee803f97e11eec067f86d5ba59ba31e4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/Include/PostMem.fdf
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.inf
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 70d81b52986ea694800111624fa459222ba7612c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:29:04 2022 +0530 
-------------------------------------------------------------------------------- 
[C1S] Remove FIA pre-mem config block.

[Feature Description]
SPS FW is discontinued
Remove PeiFiaPolicyNullLib.
Remove FIA pre-mem config block definitions.

Package/Module:
C1S

[Impacted Platform]
ALL

Hsd-es-id: 18023902876
Original commit date: Thu Sep 8 15:14:26 2022 +0200
Change-Id: I977b8ce31e0db01a1c7bd5f4cd8f75a1d3ea9148
Original commit hash: cda02c089d4683f137ef377f3285f7f89fa0558b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiPchFiaPolicyNullLib/PeiFiaPolicyNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiPchFiaPolicyNullLib/PeiFiaPreMemPolicyNullLib.c
ClientOneSiliconPkg/Product/MeteorLake/Include/Ppi/SiPolicy.h

================================================================================ 
Commit: 51f6a36e723072b487cc51031e2f2dd843db1e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:29:02 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Remove FIA pre-mem config block.

[Feature Description]
SPS FW is discontinued
Remove FIA pre-mem config block support.

Package/Module:
C1S
MeteorLakeFspPkg

[Impacted Platform]
ALL

Hsd-es-id: 18023902876
Original commit date: Thu Sep 8 15:13:29 2022 +0200
Change-Id: If23dc641a5b03fcbf1436e5d3a441d2675282d96
Original commit hash: e11ce11baab0a7c03863e86b3245193fcea6c6d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiPchPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/MeteorLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPeiLib.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 20696cb0dee56c40681f5ed2c2a96ed34c160eaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:56 2022 +0530 
-------------------------------------------------------------------------------- 
Remove Fia mux support.

[Feature Description]
SPS FW is discontinued
Remove ServerDxeMeLib.

Package/Module:
C1S
EagleStreamRpPkg
LoganvilleRpPkg
ServerSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 18023901666
Original commit date: Thu Sep 8 11:13:31 2022 +0200
Change-Id: Id997d9060522323dd15671ef634de1f1872c09e7
Original commit hash: eecdbaa37dc11b83366c9108e1e024d05353edd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Fia/FiaMuxConfig.h

================================================================================ 
Commit: 5fe52ad6a8a6360662cac65234bf26fc3ceab9a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:52 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix ME Coverity issue

[Issue Description]
Fix two errors are reported by Coverity

[Resolution]
1. ReType the buffer.
2. avoid ByteOffset becoming negative

Package/Module: ME

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011821178
Original commit date: Wed Sep 7 16:42:05 2022 +0800
Change-Id: Ie59a619e55c4481289d4381f314d1b91cdf972d0
Original commit hash: da9b3ab9499354f73e64502241eafb8954d83a91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUserConsent.c

================================================================================ 
Commit: 781d06a95f13ba69756ae52f0c77b7c5ff8ee2f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:49 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2377_00

Hsd-es-id: N/A
Original commit date: Sun Sep 11 21:36:53 2022 -0700
Original commit hash: 9c3154d03fa62e59a0d5ba4bd8445b7e22f32263

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 21190e542a8f6acfadedd022e4b31922e07e7527 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2377_00) and reset Minor Version to 0

Sun Sep 11 20:40:32 2022 -0700
Original commit date: Sun Sep 11 20:40:32 2022 -0700
Original commit hash: c9744c968a78f034d7aca62cac5a6abce491866f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 80217fa2748c94618d199aa492e202b3c4721eb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:45 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking -Txt

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
Intel\ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812694
Original commit date: Wed Aug 24 10:48:52 2022 +0800
Change-Id: Ic118e0627295e006dafa4bda6273000eb27e8e92
Original commit hash: f070527a86f931148a34d3740f04aa41c16fbd52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Txt/TxtConfig.h

================================================================================ 
Commit: 3165e93e385c2335b937831be9774650f4bee23f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2376_00

Hsd-es-id: N/A
Original commit date: Sat Sep 10 21:35:13 2022 -0700
Original commit hash: a8ea5e2d372f15d92beb9a949fc74de6ba2e898a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5896365456bb3bcf215589a6b4004f24e0a86513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2376_00) and reset Minor Version to 0

Sat Sep 10 20:32:42 2022 -0700
Original commit date: Sat Sep 10 20:32:42 2022 -0700
Original commit hash: a602346601bcf24367943f02f99c8b2b59bcd5e0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 0d2c4881adf3d339e14e8a1aaaba59febb558d6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2375_01

Hsd-es-id: N/A
Original commit date: Fri Sep 9 21:33:32 2022 -0700
Original commit hash: 6c86b3bb639f762f95e57cc07f9c9cff6d826ecb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 179e18d610ee7f9fd5752979898887eece02dc0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2375_00) and reset Minor Version to 0

Fri Sep 9 20:23:54 2022 -0700
Original commit date: Fri Sep 9 20:23:54 2022 -0700
Original commit hash: 9a25d5e25e1370db95b6ed93955abdcab1555411

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 9d584161232170a54b253207f7c1b58c2f0e1178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:28:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2375_00

Hsd-es-id: N/A
Original commit date: Fri Sep 9 10:43:10 2022 -0700
Original commit hash: 97c0e9bd5d3d0f8eff04e915925740118f86bc4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 48507a5c85ce3f3a4469aa64325b770dd8ef8011 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:47 2022 +0530 
-------------------------------------------------------------------------------- 
XmlCli can't generate XML file due to Mebx setup change.

[Issue Description]
XmlCli parse setup script can't parse index with prefix 0, like
MebxCfg.CertActive[00]

[Resolution]
Remove the prefix 0 when define certificate index.

Package/Module:
Features/Mebx

[Impacted Platform]
All

Hsd-es-id: 15011906574
Original commit date: Thu Sep 8 17:25:26 2022 +0800
Change-Id: Ic3a591b2ad309603b67626368c14516545c07117
Original commit hash: a489b7e263a1bfab7550a6ce9b77e4006522ccac

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupStringPool.hfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni

================================================================================ 
Commit: 7d38dafd0816c44ac1858c099bf4a4ba43d78e2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:45 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS Guide Updates for MTL_SA, MTL_TCSS, MTL_PCH and BR (v19.1)

[Feature Description]
Update USB3 programming for Rev16

Package/Module:
ClientSiliconPkg/USB

[Impacted Platform]
MTL, LNL

Hsd-es-id: 18023724528
Original commit date: Wed Sep 7 09:23:08 2022 +0200
Original commit hash: 2eae66c62f2fcb21ae407103b502ac73c314415f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: d00831e251b3b151c04668d2fa8635686cdf4f29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:42 2022 +0530 
-------------------------------------------------------------------------------- 
MTL PCH decode range fixes

[Issue Description]
There are incorrect PCH decode ranges reported to the OS.

[Resolution]
Changed code that provides decode ranges to use actual root bridge
configuration rather than read IOC configuration. Additionally
modified ASL code to support PCH regardless of SoC type.

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011352375
Original commit date: Mon Aug 29 13:08:20 2022 +0200
Change-Id: Ie386804d3c9aa4f46bb9144e618f04021d2df269
Original commit hash: 8e8f111553ee004e733b0f50bc284c3e85ba4e34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Fru/MtlSoc/HostBridge/AcpiTables/IocRootBridges.asl
ClientOneSiliconPkg/Fru/MtlSoc/SocInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/IpBlock/Ioc/Library/PciHostBridgeLibIoc/PciHostBridgeLibIoc.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PinDriverLib.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: e5b77304d7264135423c7f63040404eee856c6e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:34 2022 +0530 
-------------------------------------------------------------------------------- 
2nd Dec file (BoardVpdPcd.dec) in BoardPkg shall be removed

[Issue Description]
We should have One Dec file (BoardPkg.dec) only in Board Pkg

[Resolution]
remove 2nd Dec file (BoardVpdPcd.dec)

Package/Module:MeteorLakeBoardPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011699392
Original commit date: Thu Sep 8 12:53:49 2022 +0530
Change-Id: Ib847bf7100d98d1cac027e17fa552d59a52abc6b
Original commit hash: 93a0b1af46d517f64e4c5b20aaf8186798577c92

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5DpHdmiRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Simics/SkuIdMtlSimics.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 73f7dfbb548be88d2fa74f273a1ce918b2392a38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2374_02

Hsd-es-id: N/A
Original commit date: Thu Sep 8 21:33:47 2022 -0700
Original commit hash: 8e5a22ea36f5a2322ea8f6a74e91acf1641e9fe7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0434339378a029235e62ce94600a6b297f2da6ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:27:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2374_00) and reset Minor Version to 0

Thu Sep 8 20:24:57 2022 -0700
Original commit date: Thu Sep 8 20:24:57 2022 -0700
Original commit hash: 55752c09228532ec87a66616cc83daee23405202

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 42bb52b4c40ca19e4ab1f06b3128befc24e1596d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:48 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] VMD Internalonly tags clean-up

[Feature Description]
Clean-up Internalonly tags in VMD asl code.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 15011695792
Original commit date: Thu Sep 8 09:06:51 2022 -0700
Change-Id: Ie12bbd3afaa1ddbafbb5ed8fc542a9e1f4638c8b
Original commit hash: 153783865f31da3e95110f439af6ff09a929f3cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtl.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl

================================================================================ 
Commit: 1a663655cc170a07f95aa2dc672fa54767b64e04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:46 2022 +0530 
-------------------------------------------------------------------------------- 
Build targets will default to PEI 64-bit instead of PEI 32-bit.

[Issue Description]
Default build type must be changed to PEI 64-bit, and a parameter
must exist for PEI 32-bit.

However switching to 64-bit PEI for some build targets caused failures.

[Resolution]
o "fsp64" parameter already exists; default variables were changed.
o A new parameter "fsp32" is created to enable switching between them.
o FSP build scripts were modified to align on "-r" for Release build.
-r "rebuild / skip makefile generation" was changed to -s.
o Code was modified to fix each build failure.

Package/Module: LunarLakeBoardPkg, LunarLakeFspPkg, ClientOneSiliconPkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 14017349151
Original commit date: Mon Aug 22 07:52:00 2022 -0700
Change-Id: Ie0de0524602393cfcea9bd905884a01789244130
Original commit hash: d3c443f01d31a908f4d24992e775b70a5b75a529

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/MtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/ThcSocLib/ThcSocLib.c
ClientOneSiliconPkg/Fsp/BuildFsp.cmd
ClientOneSiliconPkg/Fsp/BuildFsp.sh
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Library/ThcSocLib.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/X64/Cpu.nasm

================================================================================ 
Commit: 4a5522ff2edfad03a2d9dd076ffa2a52046ff3ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:43 2022 +0530 
-------------------------------------------------------------------------------- 
PeiReportFvLib Fix unininitialized error when ME Disable

[Issue Description]
In the case where ME is disabled, we skip initializing MeFwSts5,
but we still reference MeFwSts5.

[Resolution]
skipped initializing MeFwSts5 when ME is disabled.

Package/Module: PeiReportFvLib

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15011834836, 16018012204
Original commit date: Thu Sep 8 10:12:37 2022 +0530
Change-Id: I0cad9c7dba951d4af6f6789b88de5f42794e26ac
Original commit hash: bc2daee506614dbe6496b30ed2ea95fc2ce535fe

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: 4be829fda614d34be8802ffc0a36879afb986c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2374_01

Hsd-es-id: N/A
Original commit date: Thu Sep 8 09:05:04 2022 -0700
Original commit hash: e9783f55ee4ec80a0a36e7df19ec99d503a401bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 41e3c63ff436176ccd180a93a4bec615885897fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2374_00

Hsd-es-id: N/A
Original commit date: Thu Sep 8 05:16:58 2022 -0700
Original commit hash: f04e3f6adf53a6918076caaa576054e6b7dff179

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ea30f68f6e122153c5f1a772ce262a85df6d7906 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:06 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/Me/HeciCore: Use the same HECI timeout in emulation environment

[Issue Description]
The original code will use different HECI timeout in emulation
environment, now we need to use same timeout in emulation and normal
environment.

[Resolution]
Remove the HECI timeout special for emulation environment.

Package/Module: ClientOneSiliconPkg/IpBlock/Me/

[Impacted Platform]
ALL

Hsd-es-id: 13010010359
Original commit date: Mon Aug 1 14:52:23 2022 +0800
Change-Id: I1f970885ceb1c6622e963a705fdfa83cd0c1a5e6
Original commit hash: e785d4c728bd40ceff5623ceb7fb5f7b072eb13b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.h

================================================================================ 
Commit: c79ac326dca28222c1908eda5e2c111c36b2f13b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:26:03 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Setting RTC clock is failed.

[Issue Description]
LAnd return TRUE if both value are non-zero.

[Resolution]
Bitwise operation should use AND to check the bit value.

Package/Module:
BoardPkg/Acpi

[Impacted Platform]
ALL

Hsd-es-id: 15011898396
Original commit date: Tue Sep 6 16:24:12 2022 +0800
Change-Id: I88c46cc28fcac813f1fbd6fc9cc406a9c97170e1
Original commit hash: 8aa75dba9cbef7518a24a1b4fc52d5c6eb0cc0a5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: bfa1dc02811babd4e09671198673938f96cdd3e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]TypeC can't display on specific Dock/Dongle

[Issue Description]
Some of the board mismatch AUXP set to PUll UP and AUXN set to PULL Down
in the IOM_AUX_ORI_PAD_CONFIG structure. It causes the PIN setting to
invert, making the specific dongle DP function can't work.

[Resolution]
Rename the variable in the configured structure. The new name used
GpioAuxBiasP set to Pull up pin and GpioAuxBiasN set to Pull down
pin.

Package/Module:
ClientOneSilicon

[Impacted Platform]
ALL

Hsd-es-id: 15011819416
Original commit date: Thu Sep 1 07:10:34 2022 -0700
Change-Id: Id8566a4c631c013093121125672bf4b0e5ee11ea
Original commit hash: e1a105231d4feb8e9ad19dfc70f9fe5495955967

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
MeteorLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
MeteorLakeOpenBoardPkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c

================================================================================ 
Commit: f229bb36306ed5c03d0d4ea1ee6660eacf6fc6cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:40 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-S add GPIO support for SOC-S and PCH - THC.

[Feature Description]
DXE THC library module currently uses old GPIO libraries and
it should be replaced by the newer GPIOV2.

Package/Module: ClientOneSiliconPkg/MtlPchThcLib

[Impacted Platform]
MTL PCH-S.

Hsd-es-id: 18023835935
Original commit date: Tue Sep 6 14:18:02 2022 +0200
Change-Id: If72979a04b709603af902d87dd54e4e7abd6e2f9
Original commit hash: aa840ab48b438104148f9dcfc3ab79223859bf84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/DxeMtlPchThcLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchThcLib/DxeMtlPchThcLib.inf

================================================================================ 
Commit: cd2795af2dae0265ca3273c84ca31fa2365e5c56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:37 2022 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
Coverity static code

[Resolution]
There should not be any potential error in
Coverity static code analysis result

Package/Module:
IpBlock/PcieRp
Fru/LnlCDie/Vmd

[Impacted Platform]
LNLM

Hsd-es-id: 15011821242
Original commit date: Tue Sep 6 11:51:51 2022 +0530
Change-Id: I17bdd1e2e2918b4c8466feee32883d3346eb145c
Original commit hash: 45d7d99275dfebd9d5902028f5c11453eebc2d1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0b91c6a0197022bada0a93015d05e576292ea791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:22 2022 +0530 
-------------------------------------------------------------------------------- 
{LNL-M}Fix coverity issue

[Issue Description]
Coverity static code analysis shows errors in PlatformSetup.c

[Resolution]
removed dead code to solve these problem

Package/Module:
LunarLakePlatSamplePkg
MeteorLakePlatSamplePkg

[Impacted Platform]
LNL-MX, MTL

Hsd-es-id: 15011811363
Original commit date: Wed Sep 7 15:15:07 2022 +0530
Change-Id: I839c6e7bc31f74af0a5f7933c4984fb4745236ad
Original commit hash: 96b1d308b7569dd9b924522be851079f54c3c62c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 39bb3d06bf91e0774098766c52a557675bb41ba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:14 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P] Disable Turbo Mode by default as WA

[Feature Description]
Disable support for Turbo by default only for MTL P.

Package/Module:
MeteorLakeBoardPkg/MeteorLakeBoards

[Impacted Platform]
MTL-P

Hsd-es-id: 14017470074
Original commit date: Thu Sep 8 10:07:07 2022 +0800
Change-Id: Ie7dc865791d4830fcc765b27859cdb5f4d33e6d0
Original commit hash: 1642d408aadd5269f40f63be6b3a75c9524e904d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c0c00bd45e5eab36d8dd4ccc020470db557d4417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2373_00

Hsd-es-id: N/A
Original commit date: Wed Sep 7 21:33:32 2022 -0700
Original commit hash: 5b4d805933218beee0cdf6c24051928768300644

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4ec0a3297eb46513a19203701af920ec02047eb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:25:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2373_00) and reset Minor Version to 0

Wed Sep 7 20:24:17 2022 -0700
Original commit date: Wed Sep 7 20:24:17 2022 -0700
Original commit hash: bcfb5ca4fc905b0cbe28a2e362fb89b95131010b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 81e504e2dca88d1a4be4b3d32af2810a0a7dd88b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:24:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-P/M][GC/DC1][Corp/cons] Map RP BDF option is not available in bios

[Issue Description]
Map RP BDF option is not available in bios when NVMe is connected to
PXPC port

[Resolution]
Removed usage of MeGetPchBusNumber to get PCH Rp Bus number mobile Skus

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 22015754142
Original commit date: Wed Sep 7 12:16:10 2022 -0700
Change-Id: Id37da6293cef43fd54f182d55185cd9d4e030922
Original commit hash: 52f54b0cfa714e9895f3ce473c043e79ad85cef0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c

================================================================================ 
Commit: 998d652f48e9ea410560d61597c41bff3c274ace 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:24:25 2022 +0530 
-------------------------------------------------------------------------------- 
Enable VMD by default

[Feature Description]
VMD POR default value is enabled

Package/Module: VMD

[Impacted Platform]
S

Hsd-es-id: 22015159043
Original commit date: Tue Sep 6 16:20:19 2022 -0700
Change-Id: Ic32df2727ffb2b2125723d01b7b57bddfa5f0e02
Original commit hash: 73138aecc07225afd8d50ffe4223e3682c644564

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
MeteorLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 02606d790a1b9c4dc8f3dd7c79717a7835a28d2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:24:18 2022 +0530 
-------------------------------------------------------------------------------- 
Add CpuLib for each files which consumes UefiCpuLib for main branch

[Feature Description]
Add CpuLib to module INFs that depend on UefiCpuLib
To minimize the impact of merging UefiCpuLib to CpuLib, this is the
pre-work to add CpuLib to module INFs that depend on UefiCpuLib.
Also remove unnecessary UefiCpuLib(.h) usage

Package/Module:
BirchStreamRpPkg
ClientOneSiliconPkg
ServerRestrictedPkg
ServerSiliconPkg
LunarLakeBoardPkg
MeteorLakePlatSamplePkg
MeteorLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011184337
Original commit date: Mon Aug 29 14:15:34 2022 +0800
Change-Id: I71d2aa06e33235b2af2413435f4d7c5fc90810a3
Original commit hash: 9e4e1b562814164dbec9592dd500a1d84bd51b83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Graphics/LibraryPrivate/PeiGraphicsInitFruLib/PeiGraphicsInitFruLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiHostBridgeInitFruLib/PeiHostBridgeInitFruLib.inf
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Txt/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakePlatSamplePkg/Features/CrashLog/Agent/CpuCrashLogAgent/CpuCrashLog.h
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: d8aeee14875e123570018eb7be18d8f9f6bd53af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:55 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M/P][SOCN]: BIOS does not configure the correct rac SAI values
for IOC NOC agents

[Issue Description]
BIOS writes IMR rac/wac directly instead of read-mod-write which
overrides other bits.

[Resolution]
Using OR for rac/wac programming

Package/Module:
C1S/Fru/*/LibraryPrivate/PeiImrInitLib

[Impacted Platform]
MTL, LNL

Hsd-es-id: 14017468084
Original commit date: Wed Sep 7 17:06:49 2022 +0800
Change-Id: I3202156f5a730c98b21a467f48ea143b5759ed56
Original commit hash: 6c003d5e1bf9dcff861a2e8cc40fc17ace393189

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiImrInitLib/PeiImrInitLib.c

================================================================================ 
Commit: ba071946e3593abe8b31914b9c710eaf1e2e3453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:49 2022 +0530 
-------------------------------------------------------------------------------- 
HostBridge and Graphics Fixes

[Issue Description]
Dev2 LNL-M GTM update in header and CCS API correction

[Resolution]
Corrected Dev2 LNL-M GTM in header
Added policy check for CCS APIs
Corrected few debug prints

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
LNL

Hsd-es-id: 16017999295
Original commit date: Thu Aug 11 17:06:42 2022 +0530
Change-Id: I4fb1877150a78641a0f683f037a0839928adc223
Original commit hash: 0a3d706a7b7bf2e9c7c89acd624beedb06fe6189

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Defines/IgdDefines.h
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/Noc/Include/Library/NguInfoLib.h

================================================================================ 
Commit: 3c557d593aafcf5a19915a34271aedb1fcb9bb8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:25 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] Update CPU Frequency base on cTdp

[Issue Description]
CPU Frequency should be dynamically when cTdp enable.
Ported from ADL CR Link: 157923

[Resolution]
CPU Frequency is dynamically updated when cTdp enable.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL

Hsd-es-id: 16015060243
Original commit date: Thu Aug 11 15:11:38 2022 +0530
Change-Id: I8627a72eb23a0d8b1a5fb625520a3a271998da3a
Original commit hash: 904de107deb845ca0189dcc972819d8ea124e946

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/CpuNvsAreaInit.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/DxeCpuPowerManagement.inf
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/IncludePrivate/CpuPowerManagementPrivateDataHob.h
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerManagementInit.c
ClientOneSiliconPkg/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: 536798a1ecbcd06808b3a91687b192fde14b6b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2372_00

Hsd-es-id: N/A
Original commit date: Tue Sep 6 21:33:57 2022 -0700
Original commit hash: b96e31596629de729c665311841ae143e5577a88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 98b5717fd3e0eacab29d8f5b642f98a235d7d2fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:11 2022 +0530 
-------------------------------------------------------------------------------- 
[Feature Description]
Add BoardIdMtlPDdr5SODimmSbsRvp ConfigPatch into MTL-PS

Package/Module: All

[Impacted Platform]
All MTL-PS

Hsd-es-id: 1509151828
Original commit date: Fri Sep 2 16:25:13 2022 +0800
Change-Id: I48fb65d74685cf3a8e1e8e9ce8fa050d76684c12
Original commit hash: 345215bf7acee2c52fe1c862153a144f6afb4a2b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 9db6ae45842b1982867028fa0296748158d9375b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2372_00) and reset Minor Version to 0

Tue Sep 6 20:25:06 2022 -0700
Original commit date: Tue Sep 6 20:25:06 2022 -0700
Original commit hash: 014f22c3b1c991f54329a00d443f7b07c5d4bea4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 4275700e05b669c23bd120759ed083d32399ef7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:23:05 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - HostBridge

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812644
Original commit date: Tue Aug 23 14:42:59 2022 +0800
Change-Id: I83f84321354e8d1d9cb0bbef6c48cc673d6de898
Original commit hash: b751aec1cb15182390a712978fe56c664d178ecc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HostBridge/Ver2/HostBridgeConfig.h

================================================================================ 
Commit: 153e9389979dcb8053738ed9a447a6c33ffb53b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:22:56 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - Graphics

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
Intel\ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812701
Original commit date: Wed Aug 24 14:05:51 2022 +0800
Change-Id: I05bc0fb1c8e88950e7be895cf104e52c3742938f
Original commit hash: 1d5701f22c489fc03c8576c664f25749da89f02d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h

================================================================================ 
Commit: fe87e91531cf06854f79a95a66b59d51445c33bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:22:45 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - PcieRp

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812670
Original commit date: Tue Aug 23 15:14:00 2022 +0800
Change-Id: I33f78927f9678f2ef22dbe706e0f8a8bb97544cf
Original commit hash: 3dca4c36567f244ae1b1a510ebac5108dfd35c3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h

================================================================================ 
Commit: 1a8e73a8c10a99a60bde03420ad29562f3a305cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:22:43 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - Tcss

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812677
Original commit date: Tue Aug 23 15:00:45 2022 +0800
Change-Id: I2bff470a3b328c72c55f1cbabd7691d92f5e625e
Original commit hash: 126b2a36c5094f0c0e0a471d4a7f886623161ecb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h

================================================================================ 
Commit: 088861c4e51a43df8e800d72463aee037eed7a5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:58 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Mtl: Update MrcVersion.h and ReleaseNotes to 0.6.18.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: 22015737408
Original commit date: Wed Aug 31 17:16:25 2022 -0700
Change-Id: I16c05a84ae4313792cf8d921fbbc091089907d66
Original commit hash: 292866c442edcacb323ca8330e293528751ae704

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fac0c26e9381b27c73f121f49a63028423ffe2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.45

Fri Sep 2 12:08:13 2022 -0700
Original commit date: Fri Sep 2 12:08:13 2022 -0700
Original commit hash: 6af388912a8ac34682b91b6363cb28e104ee0c32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2bb78c6d9637d997f8292bebd498bb0fb9b797c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:53 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Silent data corruption when integrating
MRC_0_6_18_0_rc4

[Feature Description]
(1) MRC must revert commit: Advance MRC Safe Modes to enable LP5 5600 G4
(2) Set LP5 safe frequency to 4800
(3) Enforce MaxFreq limiters for SAGV Enabled Configs

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14017443124
Original commit date: Fri Sep 2 01:49:32 2022 -0700
Change-Id: Ie8f34f935d74f6a40fca1f47528ffa134b4c7282
Original commit hash: dbdd63391ed2a6a28dbe3c7b11fbfdaf980244cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a09c7782ed9faa19b8786075eb50f786a5b02c25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.44

Thu Sep 1 10:44:53 2022 -0700
Original commit date: Thu Sep 1 10:44:53 2022 -0700
Original commit hash: 038731c25249cb766a1b9e047d064e4f57cab939

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d9368c61614fabddf1008edc58763776c9742a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:49 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MRC Data Pi Linearity Monotonic Check
Error is Fatal

[Issue Description]
The monotonic check performed in MrcDataPiLinearity results in a fatal
MRC training error when the input DccCount array includes entries that
are not monotonic. The MTL MAS spec states that this condition should be
flagged as a warning, not a fatal error.

[Resolution]
- Revert "[MTL-M MTL-P | DDR5 LP5] Data PI Linearity - Ignore
Non-Monotonic Errors".
This reverts commit 9c659adeca0a02187bd0aa04d79aad9be30a4787
- Updated MrcDataPiLinearity to ignore the return status of
MrcMonotonicCheck
- Added debug prints to MrcMonotonicCheck to display the array values
checked and flag the non-monotonic entries

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 16018041018
Original commit date: Wed Aug 31 15:00:12 2022 -0700
Change-Id: Ie54156ee8c86a6e9aa0ad0fe9f4fba0bb932c35f
Original commit hash: 51c6c08af5126ffde09a858c96108302b17b2e74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 63400a3a485760c965c3fc492bdae2992a28ae70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.43

Wed Aug 31 09:41:55 2022 -0700
Original commit date: Wed Aug 31 09:41:55 2022 -0700
Original commit hash: e989c65024c24ee052dab58b1a1ffbe917937e66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee5f70fdba94d4a406b41baf4895b6428bf128a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:44 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5] Fast Boot Jedec Reset Clobbers Generic MRS
FSM Config

[Issue Description]
When MRC executes the Fast Boot flow the Generic MRS FSM registers are
clobbered such that the register values after Fast Boot do not match
the values saved on Cold Boot.

This issue is caused by the MrcJedecResetDdr5 function clobbering the
previously restored Generic MRS FSM configuration.

[Resolution]
Updated the MrcJedecResetDdr5 function to avoid clobbering the Generic
MRS FSM configuration by adding reserved entries in the SAGV Generic
MRC FSM config for the Jedec Reset Exit flow required on Fast Boot.

During Fast Boot execution, the reserved entries are activated before
the FSM sequence is run and then de-activated after the FSM is run.

The execution of the JedecResetExit sequence was also moved to
MrcJedecInitDdr5 where it is only run on cold boot.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015612530
Original commit date: Tue Aug 9 17:20:00 2022 -0700
Change-Id: Id122ff1b2b5047a056ebd701a18010348fca6018
Original commit hash: 1ac98552d0a4db9dba6c3ff9dfe370844331858c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: a4b377df969b1aa63b90655ae46ad77a8d54cefe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Aug 31 15:10:00 2022 +0000
Original commit date: Wed Aug 31 15:10:00 2022 +0000
Original commit hash: 316f61beea1643508f51b7e3581bc0477d3bc41a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 251595f73cce254f46e29dd792574551dfafd32f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:39 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] SUT will not boot to OS on debug BIOS
with Fast Boot

[Issue Description]
When BIOS Fast Boot is enabled, the platform hangs in PeimMemoryInit
after a warm reset from OS.

[Root Cause]
When the reset from OS is performed, the Memory Override Request (MOR)
bit is set by the OS and PeiMemoryInitLib receives these inputs on the
Warm Reset exit flow:
MemConfigNoCrc->CleanMemory = TRUE
MrcBootMode = bmWarm

When these input conditions are seen, PeiMemoryInitLib triggers a cold
reset avoid doing the memory scrub operation on a warm reset.

The cold reset fails to complete due to an assert in the ExitBootService
function which checks if the function was called while the flag
FastBootFlagStatus is set to 1:
FastBootFlagStatus BIT0 - 1 -> Fast Boot is still Progress
FastBootFlagStatus BIT0 - 0 -> Previous Fast Boot successfully completed

[Resolution]
- Revert "[MTL-M MTL-P | DDR5 LP5][MTL-A0-PO]0055 PC Hang issue Observed
while resetting system via Reset Button"
This reverts commit 2e42df6703d7c50161b51d5305389a3ffc652bea.
- Changed MRC flow to align with ADL implementation where the warm reset
exit flow is promoted to a fast boot flow when a memory scrub request
is received on warm boot.
- When a fast boot is possible but disabled via the MrcFastBoot input
the fast boot is promoted to a full training cold boot.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P, S

Hsd-es-id: 22015694434
Original commit date: Wed Aug 24 17:04:10 2022 -0700
Change-Id: I96875caf77b00bf34f23a7d3d85d0e4b3dcf99b4
Original commit hash: 3bc7bf747e72ecd45ee2a21699c24eb22d64c923

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: ecbcbacf636aff65cb9360263449fd781c71a4ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.41

Wed Aug 31 07:25:30 2022 -0700
Original commit date: Wed Aug 31 07:25:30 2022 -0700
Original commit hash: 0749e026a00ffb8cc303ce9116c9a5b6c65d20c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df425a59483c58ff5b8d206056e5397102245767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.40

Wed Aug 31 07:16:34 2022 -0700
Original commit date: Wed Aug 31 07:16:34 2022 -0700
Original commit hash: 9ce01f0b5920b9b503afa7c8fe3e97e153fa4f58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6be9371362ec943a7db19491c8cc2603f85e3b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:31 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] MrcCsPerPinNormalizeRanks not programming
CS Pi correctly per rank

[Issue Description]
MrcCsPerPinNormalizeRank is applying the per pin setting to all
populated ranks rather than just the ranks associated with
CccChCsPiGroup0/1

[Resolution]
Apply per pin CS setting only to ranks that are part of respective
CccChCsPiGroup0/1

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M,P,S

Hsd-es-id: 22015655949
Original commit date: Tue Aug 30 07:38:40 2022 -0700
Change-Id: Ib4b76fabec7918ff1ddb8aa46edebe87c3578c91
Original commit hash: b015d979cef7ff16826ebf2a3b0968d0b5b85a88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c

================================================================================ 
Commit: 1ae69b1bb5fb6a0590553c5988a787f3bd70c88c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.39

Tue Aug 30 16:56:27 2022 -0700
Original commit date: Tue Aug 30 16:56:27 2022 -0700
Original commit hash: b52d64cc6a3164cd90d427bd08a5abe9221b769d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da475611057a53bd46cc4543f5e3e1ac247d3451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Advance MRC Safe Modes to enable LP5 5600 G4

[Feature Description]
(1) MRC must enable the following training steps by default:
LVRAUTOTRIM
DDRPRECOMP
RXSALCAL
DATAPILIN
(2) MRC must enable CMDVC for LP5 for frequencies greater than 2133
(3) MRC must enable CMDVC for DDR5 Gear 4 configs
(4) MRC must set the LP5 safe frequency default to 5600 G4

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015708714
Original commit date: Fri Aug 26 16:56:52 2022 -0700
Change-Id: Ie8f34f935d74f6a40fca1f47528ffa134b4c7282
Original commit hash: 3146622ca325b66ac6c986bbfd5235ad0b7dcd40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 0684b3b7f85ab6dd645d5b205372d6e03968165b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.38

Tue Aug 30 11:54:09 2022 -0700
Original commit date: Tue Aug 30 11:54:09 2022 -0700
Original commit hash: b3d3fe84459525b471b35b4bebf2c96fab07d986

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2b04b46660a8fc3af96359547e07c91ee9963d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:22 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Data PI Linearity - Ignore Non-Monotonic Errors
With Mixer Difference of 1

[Feature Description]
MRC must ignore non-monotonic errors in MrcDataPiLinearity when two
mixers differ by 1 and MrcSafeMode Safe Vcc Voltage is enabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015705953
Original commit date: Fri Aug 26 14:34:27 2022 -0700
Change-Id: I7cb207d8f1c7934e547d85ef3eb48b1a239d8b0e
Original commit hash: ab1da6cdc839bcdf15c63e24720e12320160a127

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 78f5e71496da756fc6d9e7e7ab487a70dff2fff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.37

Mon Aug 29 17:24:02 2022 -0700
Original commit date: Mon Aug 29 17:24:02 2022 -0700
Original commit hash: e7338bcd884730a177e4054abd7dee30ed853c49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49fdc1a407ce2c90df76e64e9664c1783ba80989 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:17 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Initial 1R/2R DDR5/LP5 EV analog tuning

[Feature Description]
Electrical Validation (EV) tuning has found RCOMP and ODT settings
that provide better margins on LP5 and DDR5.

Summary of changes:
LP5 Cmos Rd ODT: 40 -> 50
LP5 Cmos Wr Drive Strength: 25 -> 30
LP5 Cmos Cmd Drive Strength: 25 -> 30
LP5 Cmos Clk Drive Strength: 25 -> 30
DDR5 VDDQ Rd ODT: 50 -> 60 (no change)
Initial LP5 Dq Vref: +5 ticks
Initial LP5 Ca Vref: +10 ticks
DDR5 1 DPC 1R RTT_WR: 80 -> 48
DDR5 1 DPC 2R RTT_WR: 80 -> 120
DDR5 1 DPC 2R RTT_NOM_WR: 60 -> 48
DDR5 1 DPC 2R RTT_PARK: 60 -> 120 (if speed is 5200 or less), else 240

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015647333
Original commit date: Fri Aug 26 10:48:05 2022 -0700
Change-Id: Ib545321a3cc7f72ee1deeb5e2a849d8c5c972a3d
Original commit hash: 0108f6a60f6ddd97720d1ca2815bcf722d7eac10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 27ca580af20083250137dc39195588db783f9883 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.36

Mon Aug 29 17:09:58 2022 -0700
Original commit date: Mon Aug 29 17:09:58 2022 -0700
Original commit hash: c360f7c4bea382b71f98d6bb3dd80e7062bd79a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 990262f8718c6165a30b529815f3c4996b29eed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:13 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Temp Disable Per-Bit RxVref Training

[Feature Description]
(1) MRC support an option to enable or disable RxVref Per-Bit Training
(2) The Per-Bit RxVref Training must be disabled by default.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015705173
Original commit date: Fri Aug 26 12:28:42 2022 -0700
Change-Id: Ib0962748290567538ed424525032b090c4ee96a6
Original commit hash: 2429b7cb9793eba0139f12d736e7ef35fbd0f0f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 54048dc1df8b9cdb7dfab4da4cb86aa76ee41cdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.35

Mon Aug 29 17:01:56 2022 -0700
Original commit date: Mon Aug 29 17:01:56 2022 -0700
Original commit hash: cff46fdc9af0cb319d521d656e6140fefb98d91b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 068f629f2453d8e3e8d733c2f056325e07366ee6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:07 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] ADL Port - Print DIMM ODT Summary Table for LP5

[Feature Description]
Needed to port/adapt ADL logic for LPDDR5 info print statements over to
MTL.

Changes:
Changed loop iteration conditions for ShowLpddrInfo() to be in-line with
ADL changes. Max iterations for the device loop is now either 2 or 1
depending on LpByteMode and set flags.

Print statements for LPDDR vendor details and DRAM device width have
been added for use only when the MRC_DEBUG_PRINT flag is true.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015087472
Original commit date: Thu May 5 14:42:58 2022 -0700
Change-Id: I15846ab7c451a15f4dd60600da7186ab523f118c
Original commit hash: 6af6eab8c35a3138fce74bb84d450cf4ea57c122

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 60899e0a789d2e09e505a64e778164126047156e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.34

Mon Aug 29 15:48:42 2022 -0700
Original commit date: Mon Aug 29 15:48:42 2022 -0700
Original commit hash: c58a8498393b6fdedfff40152805b9b849d36da3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 466165c3a990ba71e76c6d3331301be120b6da69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:03 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5 DRAM MR21.Wxfe (Write0) Not Set After First SAGV
Point

[Issue Description]
The MC-IP C0 model simulation with SAGV and LP5 Write0 enabled fails
with the DRAM model assertion: WRITEX_NOT_ENABLED

[Root Cause]
The LP5x Write0 flow was previously optimized to reduce the number of
MRR commands sent on SAGV flows. This optimization introduced a
regression where the DRAM mode register write to LP5 MR21 is only sent
on the first SAGV work point but not on subsequent work points. This
results in a mismatched config where Write0 is enabled in the MC but not
in the DRAM on the affected SAGV work points.

[Resolution]
- Changed MRC to issue the MR21 MRW on each SAGV work point when the
DRAM Write0 is not yet enabled on that work point.
- The MR21 value read on the first SAGV point is saved across SAGV
points to avoid increasing the number of mode register reads (MRR).

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
M, P

Hsd-es-id: 14017388046
Original commit date: Wed Aug 24 11:26:30 2022 -0700
Change-Id: Ib448091e5c33db402298d7d058dcf77e064a7ef6
Original commit hash: 1c43abab3a3eeb9a0a24c7f462512f577a248a8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 5fc13bf242cf625bb3599c23238734774b0ed0ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:20:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.33

Mon Aug 29 12:13:47 2022 -0700
Original commit date: Mon Aug 29 12:13:47 2022 -0700
Original commit hash: 3ddace38f8592baabb9adab399bb2a2dbd194449

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b781d60304b70278c298443935c6491a97c220fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:58 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S|DDR5 LP5] En Npk MRC Postcode Traces over MIPI SYS-T

[Feature Description]
All MRC debug hooks written to port 80 shall also be written to NPK as
catalog32 type message using MIPI Sys-T library

[Resolution]
- Enabled PostcodeLib for MRC Postcodes
- Remove existing port 0x80 IoWrite and Cleanup scratch pad Register
update for Postcode
- Set Trace Severity for Simics to avoid trace disable

Package/Module:
MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 22015465741
Original commit date: Thu Jul 21 16:08:48 2022 +0530
Change-Id: Ib9d3d209b1ba28ff876573d3f7a3075e9152d4a8
Original commit hash: 469d4bd835f66f04d1a5d87210097e79100674e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf

================================================================================ 
Commit: 29f61324b2123e66b7c44dac92aedab1f2917088 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.32

Mon Aug 29 12:08:16 2022 -0700
Original commit date: Mon Aug 29 12:08:16 2022 -0700
Original commit hash: 5a933e041dbe30ea2aebfa8ba4316bde5322e35b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f003b70deb998f4f2810e2ef0d31d60d38b19c40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:54 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-S| DDR5 LP5] Update "AgingGuarband" and Update function
Status of MarginLimitCheck for CTE

[Issue]
Adding "AgingGuarband" table changes that is specific to CTE.
The MrcMarginCheck limit function must return the function status
and must not hardcode a return status for CTE

[Resolution]
- Upate Aging Guardband Margin Table for CTE DDR5 RdT
(ULX/ULT and DT-HALO) = 10, DDR5 WrT ((ULX/ULT and DT-HALO)) = 15
- Romoved hardcoded status for CTE in MarginLimitCheck
- Updated lpddr5 bit12 of datatrainfeedback for LPDD5 CTE failure
- updated Unit test LP5 parity init

Package/Module:
MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 14016519957
Original commit date: Wed Jul 13 14:58:55 2022 +0530
Change-Id: I19df270509b80df1ed21eddd2beda891be1f6bef
Original commit hash: a40f6c868a193ca2eb0aa72e3ea2e11a62c3c237

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e16160634e82fe746e4305b30a80b614f44c70b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.31

Mon Aug 29 11:59:21 2022 -0700
Original commit date: Mon Aug 29 11:59:21 2022 -0700
Original commit hash: 3dc71820bcef6f773c65a62abdb58b4f8e1e5443

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ab6e25af32783efffaf9666194c28d51ecb6149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:49 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Set Preall bit for MRS_FSM_CONTROL, MRS FSM should issue PREALL if pages are open

[Feature Description]
For DDR5 currently MRS FSM does not issue a PREALL if a page is open.

[Resolution]
- Update all these bits: CRD3nnH.mcmnts_spare_0_0_0_mchbar.spare_rw[0/4/5] Under IsMcMbA0 fro DDR5.
- Add only a single bit in MRS FSM control register to enable sending pre-all for B0 onwards (irrespective of technology)

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 22014246206
Original commit date: Mon Jul 18 10:52:51 2022 +0530
Change-Id: Ifcd619427cd26336c03052ff759a5bd7dc78f457
Original commit hash: a3067f4a4c52a7a25eae8d4e4d3c990787cf340d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 4ff107eaeaad732280ef759167165407e3411860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.30

Mon Aug 29 09:28:59 2022 -0700
Original commit date: Mon Aug 29 09:28:59 2022 -0700
Original commit hash: dc259a15273a766edb9a53e5bbbb1199be2cd099

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4653abd3b75266e643976c589f1a1d2110f1301b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:45 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] tZQCAL from /4 to /2 to avoid hang/BSOD
failures (cloned from RPL-HX MRC 0.4.51, BIOS 3297)

[Feature Description]
Port fix from RPL to change /4 to /2 for tZQCAL

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015630681
Original commit date: Thu Aug 25 16:41:33 2022 -0700
Change-Id: I9635a1fedce6d13a3736f838c1aa2816ac1c3384
Original commit hash: 789b961e1869f355f7434f701c6733c72e08683d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcRefreshConfiguration.c

================================================================================ 
Commit: b78c24901f7b4f959cbf939279b81317d531dc1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:43 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Clean up debug prints in ReadMPR

[Issue Description]
Current printouts during ReadMPR make the MRC log hard to read

[Resolution]
Reduce the amount of printout during ReadMPR to clean up the MRC log

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

Impacted Platform: All

Registers impacted: None

Hsd-es-id: 22015274777
Original commit date: Fri Jun 10 09:08:24 2022 -0700
Change-Id: I8999e698f0b291d68d33cd46a123a7a818de2a34
Original commit hash: 322a4fbb6b45607ae8532eb3cdd0bc2bf6d1d05c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: bfec5b423e091749930f323ba0fc96b0a30a7ed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.29

Mon Aug 29 16:07:42 2022 +0800
Original commit date: Mon Aug 29 16:07:42 2022 +0800
Original commit hash: 091d313e74809222ab8cabe34b9a39ac8d29c1d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b69613be80a42cdc6d4c5707af3e58ad4a0b063 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:37 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Deswizzle training failing with uneven ch population

[Issue Description]
Bit Swizzle training failed with config:
MC0 CH0 D1
MC0 CH1 D0
MC1 CH0 D1
MC1 CH1 D1
1. McChBitMask is using Outputs->McChBitMask (0xF) as all channel is enabled
During rank0 run, only MC0 CH1 is available
2. Rank2 only availble in MC0CH0, MC1CH0, MC1CH1
During rank2 run, GLOBAL_START_BIND set to 1 for CH1
Causing TEST_BUSY of CH1 stuck high and MC0 mc_drained stay low

[Resolution]
1. Set McChBitMask = 0 in every rank loop
2. Move SelectReutRanks before RankExist to disable CH1 GLOBAL_START_BIND

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22015685900
Original commit date: Wed Aug 24 15:17:26 2022 +0800
Change-Id: Ia73b6d66aea02267ca0a80805ba939c2d78418d7
Original commit hash: e39a4d4fc283cc8eb4b21c57784869578147560f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d13e858b28bb5fecc0411cc6d06f5d7d424d29a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.28

Sat Aug 27 07:35:10 2022 +0800
Original commit date: Sat Aug 27 07:35:10 2022 +0800
Original commit hash: 5016dff76b62dfc06513c6d8e1a957184b675336

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f27dc2d7287d76d6a6d8730020a559cb837fede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:33 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Mask unused nibble in ECC byte during MRC training

[Feature Description]
In MTL-S, DDR5 CH0/1 ECC will only use upper nibble [7:4] of the byte
and CH2/3 ECC will only use lower nibble [3:0] for DataTrainFeedback

[Resolution]
Set IsLaneMode to change the bit hash and mask ECC bits for ECT CSTraining
Create MrcEccFeedbackMask function to mask nibble based on MC
Skip DRAM upper nibble and mask respective nibble for BitSwizzleTriaining
Mask respective nibble for MrcTxRank2Rank, MrcRxRank2Rank

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 22015553717
Original commit date: Mon Aug 1 16:23:24 2022 +0800
Change-Id: I10f85d7ab686996fdd5b27946f3620b720fc760e
Original commit hash: f93b83ba4c082a43510850d5e12018f96891e4e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 93890302f7fff74091d09e992a73fc475711dca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.27

Thu Aug 25 18:04:14 2022 -0700
Original commit date: Thu Aug 25 18:04:14 2022 -0700
Original commit hash: 47179dacf9d818f6b821d4a5636629d9edf3d911

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c808eb0950dbf7cb237aa75f5a6809dced963ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Change R2R Delay Offsets for 2R

[Feature Description]
Keep R2R Offset zero for 2R DDR5 A-step

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
DDR5 A-step

Hsd-es-id: 22015583432
Original commit date: Tue Aug 2 11:54:30 2022 -0700
Change-Id: I45b6629b89d3ec7d9bdf6fa3fcdf8086325ffb0d
Original commit hash: 455ef3b49bdcf7258808a8d13178c0ddf5c81c4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 5b391d41b882b9ddc4b19474cba5eefd1bc23025 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:24 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Remove unused MiniBIOS PCD

[Issue/Feature Description]
PcdMiniBiosEnable is an unused PCD which should be removed.

[Resolution]
Delete PcdMiniBiosEnable and any conditions referencing its value.

[Impacted Platform]
All

Registers impacted: MC [ ] Phy [ ] Both [ ]

Testing Completed: Build passes

Hsd-es-id: 22015250494
Original commit date: Fri Jun 10 17:09:06 2022 -0700
Change-Id: Ib83cc81e30daab5f905f031645d1e44aa497c750
Original commit hash: 7500a41137f39c4957f333e982a355d48d5c0a72

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/FspPkgPcdInit.dsc
MeteorLakeFspPkg/MeteorLakeFspPkg.dec
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: 9a9c99b6ca713dbabe5e608628e7bbc5565047f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.26

Thu Aug 25 17:21:11 2022 -0700
Original commit date: Thu Aug 25 17:21:11 2022 -0700
Original commit hash: 01bf9c264e41df074d23ba447cf67b90c4361c6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ba2b98fc280c5638678ada3873797ba311644e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:20 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] LP5x SPD Detection Fails

[Issue Description]
When an LP5x SPD is used with the full BIOS build, MRC fails with the
error: "There are no DIMMs present in the system"

[Root Cause]
This issue is caused by platform code which is not yet updated to
support LP5x SPDs. This platform code is only executed in the full BIOS
build.

[Resolution]
Updated platform BIOS code to support LP5x SPDs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M, P

Hsd-es-id: 22015689871
Original commit date: Tue Aug 23 10:49:30 2022 -0700
Change-Id: Ib586ee1ab28c053932b53e8408ba89c81d991d9d
Original commit hash: 73ea5c0ee1dc34463f36fb6af9dc4e611c24a6ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/MrcOemPlatform.c

================================================================================ 
Commit: 14234a42eec97be510bde66cba893f951da47d25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.25

Thu Aug 25 16:27:24 2022 -0700
Original commit date: Thu Aug 25 16:27:24 2022 -0700
Original commit hash: 43f7a5c5b7ece9424b9ff837a5e16bb4a7a886f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc7a467f6359a3ce56da6a9ec93572e0c08dec3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:16 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Flip CMDVC1D direction for DDR5

[Issue/Feature Description]
System enters a failed state after running CMDVC1D.

[Root Cause]
MRC starts the sweep at 45% of VDDQ. The Vref is too low for to be able to change the CA/CS Vref with Stretch MPC.
The command bus is no longer functional and the system is stuck until a JEDEC Reset.

[Resolution]
Flip the sweep direction of Command Voltage Centering to start from high VDDQ to low VDDQ.
Limit Command Voltage sweep/margining range by 5 ticks on each side: 95% to 47.5%.
Issue JEDEC Reset after training is complete.

Hsd-es-id: 22015531933
Original commit date: Wed Jul 13 20:25:36 2022 -0700
Change-Id: Ic2954d57e11c3b0ffbd814c2cd5b58fa9d50cf6f
Original commit hash: ea2f763bd762890047153e9db1e5750492fe8dfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommonPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 540b3f2f2d1327e689c5f3c7dc6e1403a93fe2fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.24

Thu Aug 25 08:50:41 2022 -0700
Original commit date: Thu Aug 25 08:50:41 2022 -0700
Original commit hash: 529a516c98814f3bfb317c8e35e5a8cb8aa94efe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f81774fb36c1e6d5c60f7046f246508db15e7cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] GetBERCollectResults() throws random
failures during margining

[Issue Description]
GetBERMargin calls were randomly returning failures of testing same
point twice in a row.

[Resolution]
Issue was due to variables used in formula was signed and then applied
to an unsigned variable which would result in big unsigned values when
the formula ended with negative value.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015583406
Original commit date: Mon Aug 15 17:30:35 2022 -0700
Change-Id: I226ea4ff68e68e63fc7c1319d81f24970903c82f
Original commit hash: 775e724293483f7183956a93d2af4b40301db5aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 31fad9eb593e61912a99e161ce1f543ce7d0b509 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.23

Thu Aug 25 08:48:00 2022 -0700
Original commit date: Thu Aug 25 08:48:00 2022 -0700
Original commit hash: b84fc1f7eee27138509242ab24740b7775dbe8e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 893e324b212dec2fea2e9f9997f92ef1fbd92a9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:06 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Clear DataTrainFeedback.RankOvrd After
DCC LUT Training

[Feature Description]
RankOvrd needs to be cleared after DCC LUT training. Due to the move of
this function to after PiLinearity, the clearing needs to be done at the
end of DCC LUT as previously was relying on PiLinearity to clear this.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015577241
Original commit date: Mon Aug 8 11:16:51 2022 -0700
Change-Id: I49de1a1c1a603a4d94a0b9ecede7b1c36700f4ea
Original commit hash: 0a463916922b0b6f75b7e7bfc658355a2c93c9f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 1aa7e6f78dfef23648c779045b42b1d6371ac82d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:19:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.22

Tue Aug 23 16:54:12 2022 -0700
Original commit date: Tue Aug 23 16:54:12 2022 -0700
Original commit hash: 3e512ff77a7c6ec8c853a6b741dee103017c0b89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03791b1d895d5b0ea4fad30d155e07800c5a7d15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.21

Tue Aug 23 12:19:39 2022 -0700
Original commit date: Tue Aug 23 12:19:39 2022 -0700
Original commit hash: fa539c173416dd02bdeca099747e9208ceed4a14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 32555b12505fed731215901cf2288b12f141f14d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5 LP5] Update RefPi calibration for the VTT partitions
in MTL-S

[Issue Description]
Current RefPi Calibration code does not account for MTL-S VTT
partitions

[Resolution]
MTL-S RefPi VTT partitions to logical channel mapping needs to
be programmed accordingly:
DDR5: ChToVttPartition [0,4,5,3]
LP5: ChToVttPartition [0,0,1,1,2,2,3,3]

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

Impacted Platform: All
Registers impacted: Phy

Hsd-es-id: 22015180191
Original commit date: Wed Jun 8 08:28:58 2022 -0700
Change-Id: I32a00ca8b4d680da83751f175c885872c9e9fe04
Original commit hash: 5c7cb7112afa7ebc34c29dc0c917f4cb57426b3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: e7d6e07ade7dc28de6031c9783db1e15ddfe2dc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.20

Tue Aug 23 09:55:54 2022 -0700
Original commit date: Tue Aug 23 09:55:54 2022 -0700
Original commit hash: 95c2de7fc7f12ec97cf39e0a81ecb93ede49b8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4166bc100bc12e1fac77bc6269ead728e38e8ae1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:52 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Bugs in MrcCalcCurrentRxBitDelay function

[Issue Description]
Function was not returning the composite MIN/MAX value across the bits
within the byte. It was mainly returning the value in BIT7.

[Resolution]
Added code find the composite value and return it.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015647325
Original commit date: Wed Aug 17 11:53:16 2022 -0700
Change-Id: I1d53bc1260ccc4468cbf0a01a4591d207e8fb228
Original commit hash: ae3138d8d1271457e05a307adef32bef9995c12b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: c6c1ec0924a40efac7270eb844d8c79a4061cb21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.19

Tue Aug 23 09:51:58 2022 -0700
Original commit date: Tue Aug 23 09:51:58 2022 -0700
Original commit hash: 98fdce248d864d0e2068cba9bac38099802ea3e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91c4ec3f218064240b554700852c0ef489558d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:48 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | LP5] 2R LP5 has all zeros for data RMT with MRC
0.6.11.27 update

[Feature Description]
Revert back the usage of MrcResetSequence for LP5 but instead set FSP_OP
to 1.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015655352
Original commit date: Mon Aug 1 17:55:25 2022 -0700
Change-Id: I09400378a84f3173b24b86a1789c60770f0e41f9
Original commit hash: b2c534119afa82f12915498cb6d00095aad09bf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 251b319a8ac7ad127fcccc1be876c2555d49f450 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.18

Tue Aug 23 09:45:57 2022 -0700
Original commit date: Tue Aug 23 09:45:57 2022 -0700
Original commit hash: 4436a1da3cd64f617be00b89a69e9ac8575129af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 197fe9d82ca65c4ba34d62aaf89895e9261a1709 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:43 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] VccCLK FF Offset Training - Add Read Burst, Idle, Read Burst

[Feature Description]
Add CPGC traffic that does a burst read of 4 B2B reads followed by Idle (time equal to the 4 B2B Reads) and then another burst read

[Resolution]
Use ReadMPR method for LP5 and DDR5 G2.
Use ReadLeveling method for DDR5 G4 with slight adjustment of # of BG and tRDRDsg

[Platforms Affected]
ALL

Hsd-es-id: 22015046419
Original commit date: Thu Apr 28 18:09:46 2022 -0700
Change-Id: Ifc70a71041d8beecf5361349621bd5dbf28a4802
Original commit hash: 5c187ca529f71f280c735c5c8581bb38149c127f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a7b8db7fb45ba7ad2d3132a1aa4084026cb473e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.17

Tue Aug 23 09:42:12 2022 -0700
Original commit date: Tue Aug 23 09:42:12 2022 -0700
Original commit hash: bc01c4d669dc69568389441e5228320c6f90dc31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3d3bb5b28431fc1146ffcd020b3c0df8188d9aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:38 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] Lp5 low frequency does not use the correct
RefPiOffset value for RefPiCalibration

[Issue Description]
Since RefPiOffset is calculated from an equation based on frequency,
the RefPiOffset could be different for different for LP5 high
frequency vs the low frequency.

[Resolution]
Update the RefPiOffset before running the RefPi FSM for the low
frequency during frequency switching

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

Impacted Platform: Y, U

Registers impacted: Phy

Hsd-es-id: 22015583405
Original commit date: Thu Aug 4 13:46:57 2022 -0700
Change-Id: Ia065e3f356b651467556109c663f55f1f7a8b2c0
Original commit hash: 6e781478a41b7b87e9d7b2fa4e9e86e17b4da477

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h

================================================================================ 
Commit: 50191df3357d3b642460c7ab6b80664aba44490f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.16

Tue Aug 23 09:37:38 2022 -0700
Original commit date: Tue Aug 23 09:37:38 2022 -0700
Original commit hash: 3b4dcfee6848a5bb384ac284028a27127c2527ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fa4f2959d1d8e07dc9e79110e32519930be2a7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.15

Tue Aug 23 13:51:45 2022 +0800
Original commit date: Tue Aug 23 13:51:45 2022 +0800
Original commit hash: 882ea0f5f686e59f50dd80b95a7ac2fdce3e8471

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5da9e53df5aa6130e6b036c6982c4b513b80d9f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:31 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] R2RMux Trainings updates for MTL-S

[Feature Description]
With MTL-S supporting 2DPC up to 4 ranks per channel,
MRC needs to be able to handle all combinations of training:
1. 2dpc 4 ranks per channel
MRC should only train dimm0 ranks 0+1
2. 2dpc dimm0=1rank + dimm1=2 rank.
MRC should only train dimm1 ranks 2+3
3. 2dpc dimm0=2ranks + dimm1=1ranks
MRC should only train dimm0 ranks 0+1
4. 2dpc both dimms single rank
MRC should only train dimm0rank0 + dimm1rank2
5. 1dpc 1 rank
Training should be bypassed since its not needed.

[Resolution]
1. Added GetR2RFirstRank and GetR2RLastRank
to obtain which are the ranks to be run
2. Change MrcRankExist to depends on RankMask

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
S

Hsd-es-id: 22015590365
Original commit date: Fri Aug 12 21:44:30 2022 +0800
Change-Id: I07a36584947fb46f199708c6ddeac924f5dea2b1
Original commit hash: fe5456180e4231f86792ff827bf882cce0f8f2a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcTurnAround.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 24dd2e470227a6c592f3bdc4e3d3a36e292f72aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.14

Mon Aug 22 21:41:26 2022 -0700
Original commit date: Mon Aug 22 21:41:26 2022 -0700
Original commit hash: 5c8c5b439733526dcd284d4acc0317f65059ed92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b62c46495eacedb53b9dddec46e1d48472fc8760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:26 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Fix the initialization of
SavedCpgc20Credits to be 0xA for each DWORD

[Issue Description]
Current initalization of SavedCpgc20Credits will produce a value of
0x0A0A0A0A for each element in SavedCpgc20Credits Array. However
SavedCpgc20Credits should only be set to 0xA for each element in
the Array.

[Resolution]
Initiate SaveCpgc20Credits to a value of 0xA

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

Impacted Platform: All

Registers impacted: CPGC

Hsd-es-id: 22015557423
Original commit date: Wed Jul 27 09:30:58 2022 -0700
Change-Id: Ia8328b6602155a43f9e5a69c6076b0a5e57685fe
Original commit hash: c0f9066b2c0386d155ab3a18c2bebdc6e4d98df3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: b4732d44f63dbe3bf7a58f270481412334285a1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.13

Mon Aug 22 21:37:04 2022 -0700
Original commit date: Mon Aug 22 21:37:04 2022 -0700
Original commit hash: a9621f0676e6c10627eae1098b8ab87a220fa5a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4abed23fce2ef575710aa13f0fb3d06ea7fe4639 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:22 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | DDR5 LP5] Extra comps for final settings missing
for Dq DCC power training

[Issue/Feature Description]
During Dq DCC sweep there are currently extra comps after the settings
are applied, however after the final settings there are no comps in
place

[Resolution]
Apply extra comps after final settings during Dq DCC power training

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

Impacted Platform: ALL

Registers impacted: None

Hsd-es-id: 22015572525
Original commit date: Thu Aug 4 13:51:58 2022 -0700
Change-Id: I40efa8b26505b552e13b0a2be8d59f79a7b0dada
Original commit hash: fc6d8570f42ccfc1653f61732b828c4c200cc37e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a4f429796173fcf24fc4294734b38c0e245f6e6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.12

Mon Aug 22 15:13:48 2022 -0700
Original commit date: Mon Aug 22 15:13:48 2022 -0700
Original commit hash: 461ac2ba2b2facae52713c380a50e639b75885ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de0b8bb23a61332575ee50c5b41f18e0a6cbab60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:17 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P MTL-S | LP5] Wrong LP5 Ron Values Due to Wrong Index Adjustment

[Issue Description]
Bug fix: Mr to Mrc value array is off by one since the 0 bit is reserved in JEDEC spec and goes to 6.
We are translating the MR raw value with range 1-6 directly to an MRC value array that indexes from 0-5.
This results in a wrong conversion from Mr raw values to impedance in ohms.

[Resolution]
Subtract one from all raw MR values to make the correct conversion. Collapse the Ron cases as part of code cleanup
since they were using the exact same code and need the same change.

Registers Impacted: None

[Impacted Platform]
ALL

Hsd-es-id: 22015606446
Original commit date: Thu Aug 11 09:45:59 2022 -0700
Change-Id: Ie8cc7535d6c916dc6463d7d055172968e299b354
Original commit hash: a79febb1c21b9d4d151325308ed988d3571adda0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: f4c332d0cdca9bf0431b08404cc445cc8abb9c00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:14 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.11

Mon Aug 22 07:46:51 2022 -0700
Original commit date: Mon Aug 22 07:46:51 2022 -0700
Original commit hash: baa0933968399e07fd7df9c9088d2ed697f42093

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00170d6e6afa3de7557573edac8a81b884f55eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:12 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Change RdODT for 2R

[Feature Description]
Update RdOdt from 50 ohm to 60 ohm for DDR5 Mobile.

[Resolution]
Change RdOdt from 50 ohm to 60 ohm for DDR5 Mobile.

Package/Module:

[Impacted Platform]
U, Y

Hsd-es-id: 22015583431
Original commit date: Tue Aug 2 11:33:29 2022 -0700
Change-Id: I2326715e1f04e08ea1aa528f40712c6db43fb587
Original commit hash: 32052aa01cd897883750f4eaa24e1eedec02fc2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b16dba71abe9747755431ecfc9ec314c33f3257c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.10

Mon Aug 22 07:28:30 2022 -0700
Original commit date: Mon Aug 22 07:28:30 2022 -0700
Original commit hash: e0160b8c1a2692776cda08db6bca5472286b9e92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a164631ed4438a92e612dfe05779780133b4664c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:07 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Need to program Vtt for dimm1

[Issue/Feature Description]
Need to program VTT WCKControl for DIMM1

[Resolution]
Program PiSyncDivider, PIClkDuration on VTT WCKControl for Dimm1

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 22015568889
Original commit date: Wed Aug 10 15:20:21 2022 +0800
Change-Id: I81899aae6aed4b0babf94d8604d99767471f5606
Original commit hash: bc89d6184458735c40ed79be7f3be733207e7665

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 80442e39129bd06f06b9f4cd02f2e0b88a1708a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.9

Fri Aug 19 09:51:12 2022 +0800
Original commit date: Fri Aug 19 09:51:12 2022 +0800
Original commit hash: e18a584179c35cc997eca35fd23f35aee4aaf886

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 530b9ba89f8ba569fabfe9f23daded731c7b8a05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:18:02 2022 +0530 
-------------------------------------------------------------------------------- 
[Porting from ADL-S | MTL-S | DDR5| OC] Quickly sweep Dimm Tap1 and Tap2 during Early Write Timing 2D training

[Issue/Feature Description]
With some XMP memory modules. memory training at Early Write Timing 2D
often fails.
MRC need configure DIMM DFE values, before Early Write Timing 2D
training.

[Resolution]
In MrcEarlyWriteTimingCentering2D,
if EarlyWriteTimingCentering2D fails, or the eye width
is < 5, do a quick sweep with Tap1, Tap2.
Package/Module:

[Impacted Platform]
MTL-S DDR5 OC.

Hsd-es-id: 15011575349
Original commit date: Thu Jul 14 14:14:15 2022 +0800
Change-Id: Id4a0d6e720b9ac8b7539c2761e4f100a990a331d
Original commit hash: 8e530b4481ceba9d4a1d3759c6299cda5d970287

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: a1ad075ceb537b6cefff26815dd35e8febd31c77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.8

Fri Aug 19 09:45:29 2022 +0800
Original commit date: Fri Aug 19 09:45:29 2022 +0800
Original commit hash: 1eb4856b91811b4be45b2ad85c36909020961aab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11b6ff30c7698ba95df97f9b46899a718805128d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Support ECC DIMMs

[Feature Description]
Support ECC Bytes

[Resolution]
1. Add MrcBitExist to check if bit is upper nibble for MC0,
lower nibble for MC1 for ECC bytes
2. Support printing for ECC bytes

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 22012132530
Original commit date: Mon Aug 1 15:56:20 2022 +0800
Change-Id: Idce4d892200c9dddeda71a2c31a6dde72e43d09f
Original commit hash: 75c8d4313202bda25aa9e32ac4ea4fda5c11fc3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 51cc4a5279d77473487fcb2e5d91c72afad54b84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.7

Original commit date: Tue Aug 16 17:08:31 2022 -0700
Change-Id: Ic99bfee31ac9f8529e1d32691df8e9d40181f0b5
Original commit hash: 3e65b648894543456656bc8b135e0883dd22bb5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7d06ccb655d8fdcb2c1dd6e6ec048cf829569b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.6

Original commit date: Fri Aug 12 08:21:50 2022 -0700
Change-Id: Ia64b285f525a3768f48c7cbd443638c2a9e37300
Original commit hash: 188d6066da39b2376edc57410282a4727833ddc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5af6bf00ae2d7de33c451ca800bf78ae5d679d9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:47 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] RunIOTest update for 2R needs to use RankMux
Override

[Feature Description]
The 2R change for RunIoTest needs to be updated to use RankMux Override
when switching between different ranks for testing.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
Y, U

Hsd-es-id: 14017272649
Original commit date: Tue Aug 9 10:58:22 2022 -0700
Change-Id: I0e6f783533c96996585386cc4a2541f1dbf2483c
Original commit hash: 4130e32157d5825b03363a9e0f6b6093d17cb9df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c2485119105d11b9163730714f537b504e08dfa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.5

Original commit date: Fri Aug 12 07:24:30 2022 -0700
Change-Id: I7043a6e38219314963f7dd3e76381c8eaf724e34
Original commit hash: 6625865f91ace722b7e34e5ad54ea99e58f85125

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 64ae5994a42e91f186d2e98b0dc4b6412e89a43b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:42 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] CTE ECT DDR5 optimize test to only test 1 vref for CSTM/CATM

[Feature Description]
To reduce test time for DDR5 CTE runs, need to limit the vref testing for CSTM/CATM to only 1 vref point.

[Resolution]
Create CteParam to pass in MaxVrefSamples from CTE

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 22015512511
Original commit date: Mon Jul 18 15:21:08 2022 +0800
Change-Id: I603965b912311907e64d4affb5815fa8435684a7
Original commit hash: 34b4c82676d518622da6ed6d66266d55ee49cdfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 7bb0e16a626a1acdf606a13286b0e277931cb034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.4

Original commit date: Wed Aug 10 09:35:28 2022 +0800
Change-Id: Iddcc11df9cbb259621917fb0e3444e21be04d82f
Original commit hash: 9a30e976393e7a9d7ba3183231ece3eeab5c3774

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eeec178f45b75c34cf1c8aed7fb5abb4b042bc17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:37 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] VccIO and VccClk configuration

[Issue/Feature Description]
Correct VccIO and VccClk caculation

[Resolution]
Correct VccIO and VccClk caculation
Don't enable (MRC_SAFE_FREQ | MRC_SAFE_VCC_VOLTAGE) for OC cases.

Package/Module:

[Impacted Platform]
MTL-S DDR5.

Hsd-es-id: 22014728274
Original commit date: Fri Aug 5 11:45:21 2022 +0800
Change-Id: I450b9ed694297f36a8676163ee0e0079e440c3bf
Original commit hash: 7838d40ff58f42e645d48b367b515dfa536d0c69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 90248ce2b4d60399cd9e7f0bcbba017107a6f254 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.3

Original commit date: Tue Aug 9 17:58:03 2022 -0700
Change-Id: I7524373ab19f1d2aa983fea71dfeaa63c656e4d6
Original commit hash: ef869fda4e93121c754613d34546403d7f868588

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b16112d6fddf7c1a61ed18d4c2e4be231e7678f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:32 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] Default Enable RMT and RMT per bit

[Feature Description]
Enable RMT/RMTBIT training enables by default

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015553718
Original commit date: Fri Aug 5 09:55:22 2022 -0700
Change-Id: I97238ecb556ec0c0a8f75e7a5c26be65aeb7b698
Original commit hash: f7110017e017499b4e8d956fdb15bd69a09d653f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 611e82ea1a4a41ec9efca6fa6243e66d5eb98a0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.2

Original commit date: Tue Aug 9 12:42:28 2022 -0700
Change-Id: Ib1eca711f91ae7d30c320c6f7d7348fa15e9597f
Original commit hash: fda59eaa88fa701ef50dd0d9b6e85d2d86a945d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27a2fe3d8b18c3db9b5ac9386a77eb2d71206349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:27 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S MTL-M MTL-P | DDR5 LP5] ECCDIS fuse needs to be set for MTL M/P

[Feature Description]
For determining if ECC is supported; need to confirm that ECC_EXIST is
first enabled before factoring FDEE or ECCDIS fields.

Package/Module: ClientOneSiliconPkg/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22015503841
Original commit date: Mon Aug 8 12:05:58 2022 -0700
Change-Id: I0b5bf28a42ed871fdc0f3a7373df81665e229f30
Original commit hash: f9c0920ff9e1a01e5109483ac494645f62497b35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 2fd843c1d3b98e9457acab0dbc1c9ae088ce59cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.1

Original commit date: Tue Aug 9 12:24:47 2022 -0700
Change-Id: I542afd0923b4b557345b780d73b5a7fb9811e49f
Original commit hash: 7d2b00aeb63eeb25ffeb3b440e198fca5ed00b00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e18bfddae6aabbe0601b8c6e61d128600ee51930 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:22 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Support CH0 DIMM0 + CH1 DIMM1 config

[Issue Description]
CPGC Test couldn't complete for CH0 DIMM0 + CH1 DIMM1 config:
1. UpdateAddressForWholeRank is run and failed for rank in channel
that is not exist due to McChMask is being overwritten
by Outputs->McChBitMask instead of using the passed in
from SelectReutRanks
2. With CH0 DIMM0 + CH1 DIMM1 config
(Channel0 Rank0/1 enabled + Channel1 Rank2/3 enabled),
TEST_DONE doesn't get asserted during sweeping Rank 0.
TEST_BUSY is stucked high when CH1 Rank0 is triggered.

[Resolution]
1. Remove overwrite of McChMask in UpdateAddressForWholeRank
and use the mask passed in from SelectReutRanks
2. In SelectReutRanks, call Cpgc20SetGlobalBind when RankBitMask
is 0 to disable CPGC Global Start
In Ddr5ByteSwizzleTraining, call Cpgc20SetGlobalBind when
rank in channel is not exist to disable CPGC Global Start
In BitSwizzleTraining, replace MrcRankExist with MrcChannelExist
to skip running when rank in channel is not exist

Package/Module:
ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
MTL-S

Hsd-es-id: 15011677615
Original commit date: Tue Aug 2 11:02:50 2022 +0800
Change-Id: I1cf136cf062b1c1b92b2a5d9c4323122c236c924
Original commit hash: 703292ae012319770c9557ba06180ae9f33b4222

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d3a68cf97c23ba476eafbcdf7599a5a61c4e53d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.6.17.0

Sun Aug 14 20:35:40 2022 -0700
Original commit date: Sun Aug 14 20:35:40 2022 -0700
Original commit hash: dd332e061d124361fe5651986792e7c74098b340

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24e9c3cacc0ebdab14d27cb63fdcd3c3dccb2301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:17:00 2022 +0530 
-------------------------------------------------------------------------------- 
Fix coverity issue in DtprDxe

[Issue Description]
Using tainted variable TprInfoHob->InstanceCount as a loop
boundary

[Resolution]
Add a check in TprInfoHob->InstanceCount to not exceed MAX_INS_COUNT

Package/Module: DtprFeaturePkg/DtprDxe

[Impacted Platform]
ALL

Hsd-es-id: 15011829120
Original commit date: Thu Sep 1 13:20:59 2022 -0700
Change-Id: I408f10a530c4ded78fefbca86a7611dd432605ce
Original commit hash: f7c5b6fc5b23360506bbbd555903a4bee95d6129

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Security/DtprFeaturePkg/DtprDxe/DtprDxe.c

================================================================================ 
Commit: b61b9abbba0d91be18162a085d0b9362a0c24c6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:16:42 2022 +0530 
-------------------------------------------------------------------------------- 
Emulator WA to skip PMC commands must be platform specific.

[Issue Description]
LNL emulator must use a WA to skip PMC commands 0xA4 and 0xB1 until
the emulator PMC supports these commands. This must not impact other
platforms.

[Resolution]
PcdLnlSupport is created for LNL WAs. Check PCD for doing the skip.
Default PCD value is FALSE; LNL DSC file sets PCD to TRUE.

Package/Module: ClientOneSiliconPkg, LunarLakeBoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 16018040144
Original commit date: Wed Aug 31 14:12:32 2022 -0700
Change-Id: I53652f9d34371f9b96cc4fc04ef3a374f0007494
Original commit hash: 02bb762e02a8e4627c47875f63f52bb79befa832

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: d35cd080b97e153d24f55f6eace4122df1e5f98d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:16:24 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/SmmCpuFeaturesLib: catch the exception for state save enabled.

[Issue Description]
When DGR enabled and State Save Protection enabled,
SMI handler can read only IO_MISC register,
and parts of RAX if the SMI is an OUT type SMI.
If access to other registers, there will throw exception.
The crash dump can't be successful perform,
for it read the CPU register except IO_MISC,

[Resolution]
if DGR and State Save Protection enabled,
return NOT_FOUND when access the cpu save state
to read cpu registers except the IO_MISC and RAX.

Package/Module:
C1S/SmmCpuFeaturesLib

[Impacted Platform]
LNL, MTL.

Hsd-es-id: 22015737973
Original commit date: Tue Sep 6 14:35:06 2022 +0800
Change-Id: I2017fc0cba59b9d6d53c8df877f9be5e4e09a5ae
Original commit hash: 5bdd6cce94fe4db7da3f285e0248843a47d47694

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: fe86e248b8886975e08cd79a5b2403b2263d31a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:16:17 2022 +0530 
-------------------------------------------------------------------------------- 
SPI/eSPI programming updates

[Feature Description]
There were some updates done to Software Flow spec for SPI/eSPI
programming. Added required programming for SPI/eSPI for power gating
and clock gating options.
Adding new function to report status of eSPI Peripheral Channel for
device #0.
Added new function EspiSetTimeoutValues() to PeiEspiInitLib to configure
timeout values for power gating.

Package/Module:
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib

[Impacted Platform]
All

Hsd-es-id: 18023714173
Original commit date: Tue Aug 30 15:56:08 2022 +0200
Original commit hash: 88e94f5d77e9a65cbe26176a691033771451afd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocEspi.c
ClientOneSiliconPkg/IncludePrivate/Library/EspiPrivateLib.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/EspiHandle.h
ClientOneSiliconPkg/IpBlock/Espi/IncludePrivate/Library/PeiEspiInitLib.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiPrivateLib/EspiPrivateLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h

================================================================================ 
Commit: a7618e28077184d13de677d1b4aede368cc5c827 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:16:11 2022 +0530 
-------------------------------------------------------------------------------- 
Add PcdPcieIpsdEnabled to control IPSD code flow

[Feature Description]
Add Pcd switch to control IPSD flow

Package/Module: ClientOneSiliconPkg/IpPcieSip17

[Impacted Platform]
LunarLake

Hsd-es-id: 16017986597
Original commit date: Thu Jul 7 14:26:23 2022 +0530
Change-Id: Ie98c955a8b5bab1dda1b4dea157247e95a27b897
Original commit hash: 35dd81cd27cef1dd6ec7b05e28bf51dccccac462

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/Library/MtlSocPcieRpLib.h
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PcieRpSocLib/PcieRpSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocInit.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/PeiMtlSocInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 8858ac8eb5d1d2e91f4c36c8273352bc3c3823a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:16:02 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL][Simics]Read WRDS,EWRD,WGDS under ACPI table

[Issue Description]
Read WRDS,EWRD,WGDS methods listed under ACPI table

[Resolution]
Add if condition before include WifiRegulatory.asl

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 16018042447
Original commit date: Tue Sep 6 13:01:31 2022 +0800
Change-Id: I6000db2648d08321facc7d31a1fa2f9fbd2cd1e8
Original commit hash: 10e51878b2aecd68328da26c1d2bd1806fc24981

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/AcpiTables/Ssdt/Connectivity.asl

================================================================================ 
Commit: ef6de63c0ade8580cd5be04ab907fc8f3f2549f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:58 2022 +0530 
-------------------------------------------------------------------------------- 
[KW] Invalid array index might be returned in FindMeFwStsIndex

[Issue Description]
FindMeFwStsIndex function might return an invalid index and
cause array overflow.

[Resolution]
After reviewing the implementation of FindMeFwStsIndex,
it can be removed and replaced with GetMeStatusFromFwstsHob ().

Package/Module:
C1S/ME

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011857367
Original commit date: Tue Sep 6 12:21:22 2022 +0800
Change-Id: Iaf8021aa62ed1c73363510500aa2bc5639a1007e
Original commit hash: 87a2d438b6780b5dd42d6fe8e26663c29cf2203f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.c
Features/FirmwareGuard/CapsuleFeaturePkg/Library/ComponentUpdateLib/ComponentUpdateLib.inf
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/MeResiliencyDxe.c
Features/FirmwareGuard/CapsuleFeaturePkg/MeResiliencyDxe/MeResiliencyDxe.inf
MeteorLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 33c614dd75fda7bd97b53f5466d74865206c4475 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:52 2022 +0530 
-------------------------------------------------------------------------------- 
MTL PCH attachment fix

[Feature Description]
In this change if checks impacting PCH attachment were fixed and some
new were added depending on specific MTL product. Also I had to
delete DMI policy update on PCH side to be abe to boot to uefi shell
on MTL-S.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
MTL-S, MTL-M

Hsd-es-id: 18023576099
Original commit date: Fri Aug 19 13:27:35 2022 +0200
Original commit hash: 2361d3b28a80a0ccf5050ba5e13064ebb25f44da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Vmd/LibraryPrivate/PeiVmdInitFruLib/PeiVmdInitFruLib.c
ClientOneSiliconPkg/Product/MeteorLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/MeteorLake/SiInit/Pei/SiInitPreMem.c
MeteorLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: c4a5db6169884f28af7a6c8bf647854ff5991122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:49 2022 +0530 
-------------------------------------------------------------------------------- 
Add options to configure ALC256 DMIC topology.

[Feature Description]
Add verb tables for each scenario #1, #2, #3 below
should be integrated into BIOS.
Please find the verb tables for each
scenario attached to this sighting.

Package/Module: Features

[Impacted Platform]
LNL, MTL

Hsd-es-id: 18023702326
Original commit date: Mon Sep 5 13:39:33 2022 +0200
Original commit hash: 09a853b78dce3135aee1005c030eee5790680f6c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Include/Library/PeiHdaVerbTables.h
MeteorLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Setup/PchSetup.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 14236db0545ac1c4e62a8bd0e9095f2aab1688b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2371_00

Hsd-es-id: N/A
Original commit date: Mon Sep 5 21:34:01 2022 -0700
Original commit hash: 79121f2460c4f76df7ea49c0b437d6df55d30043

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 21d467b1ab9d387af6bbec68186b64f4ad0c2886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2371_00) and reset Minor Version to 0

Mon Sep 5 20:28:36 2022 -0700
Original commit date: Mon Sep 5 20:28:36 2022 -0700
Original commit hash: 780cf50f36e00681f25b2defc0ea56ae5601a973

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 6f1b2bbb8dccc98239bbf1c7640829343980c9f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:23 2022 +0530 
-------------------------------------------------------------------------------- 
Move DMI related FspUpd

[Feature Description]
Move DMI related FspUpd

Package/Module:
MeteorLakeFspPkg
MeteorLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15011699318
Original commit date: Tue Aug 23 16:08:12 2022 +0800
Change-Id: I1e3ccad484e94ccd26e24d34be9bca79604fa598
Original commit hash: 7e07a8dc04823c9aaf192af71f32ff70a7d1a6cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/DmiSetup.uni

================================================================================ 
Commit: 8aabee529ae84f8c2a2d2be3c6e182593eaf2f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:18 2022 +0530 
-------------------------------------------------------------------------------- 
Coverity scan issues in MebxSetup.

[Issue Description]
Coverity reports stack_use_local_overflow on local variable usage.
It is because the size of MEBX_CONFIGURATION is too large,
which exceeds the maximum single use of 10000 bytes.

[Resolution]
After reviewing the usage of MEBX_CONFIGURATION,
the CertHashXX is used to display certificate hash value.
The information can be replaced by updating STRING_TOKEN.

Package/Module:
Features/Manageability

[Impacted Platform]
MTL, LNL

Hsd-es-id: 15011819537
Original commit date: Thu Sep 1 15:59:19 2022 +0800
Change-Id: Ic9835f5f36d86c75c087fbf9ffd83f99ee2095f0
Original commit hash: 4e943110553430b7f394dfbe5e801d7467222934

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/MeSocInitLib/MeSocInitCommonLib.c
Features/Manageability/AmtPetAlertFeaturePkg/AmtPetAlertDxe/AmtPetAlert.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.inf
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupSingleCert.hfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupStringPool.hfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVariable.h
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni
MeteorLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: 699e18ec8db94e01b0bf057a7a50019b456b8de8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:15:04 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS should always shows all (0-7) Turbo Ratio Limit Core/Ratio

[Issue Description]
BIOS should always shows all (0-7) Turbo Ratio Limit Core/Ratio

[Resolution]
BIOS should always shows all (0-7) Turbo Ratio Limit Core/Ratio

Package/Module: PlatSamplePkg/Setup

[Impacted Platform]
ALL

Hsd-es-id: 15011811593
Original commit date: Mon Aug 29 14:54:59 2022 +0800
Change-Id: I83293cb086151d29014b10bfd4d3a9ad5c5c5cd9
Original commit hash: 807e301f3f9066507e65949fc648df984f533ad7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Include/OemSetup.h
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 8f2d3c4aae9d2017f63f872a09ac3023b4906257 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:36 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: Align USB3 IPSD API to the CSI spec

[Issue Description]
Align USB3 IPSD API to the CSI specification

[Resolution]
1. Create IpUsb3IpInit() function that's required by
the CSI specification.
2. Functions rename.

Package/Module:
ClientOneSiliconPkg/IpBlock

[Impacted Platform]
ALL

Hsd-es-id: 22015636034
Original commit date: Thu Sep 1 11:38:49 2022 +0200
Change-Id: Id480c8261f00554cc70c6cbf128469ba1d46381b
Original commit hash: ed22f6e7117a5eb3c78266887fb922ce25bbcf86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/Library/IpUsb3Lib.h

================================================================================ 
Commit: bef2166f1240c47fe4488321e6303f437a501eb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:29 2022 +0530 
-------------------------------------------------------------------------------- 
[Issue Description]
Bios Guard was hardcoded to disabled on simics environment

[Resolution]
Remove simics environment condition
Change default value of BiosGuard in TestMenuSetup to disabled

Package/Module:
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib

[Impacted Platform]
ALL

Hsd-es-id: 16017385196
Original commit date: Tue Jul 26 15:17:53 2022 +0200
Change-Id: Ia0bacf045f21aae963662f2e559b5bd9cd46225a
Original commit hash: f342115dc5ea68a12879fecdad3c5b974404f123

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 3a769498c2f44d3688b0201b15488085f2fe2179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:19 2022 +0530 
-------------------------------------------------------------------------------- 
Coverity: The assigning value might be overwritten

[Issue Description]
Assigning value from gBS->DisconnectController() to Status here, but
that stored value is overwritten before it can be used

[Resolution]
Add Status check after gBS->DisconnectController(). Retuen the error
Status if gBS->DisconnectController() fail. In order to avoid the
Protocol uninstallation still be executed if handle disconnect fail.

Package/Module: I2cFeaturePkg

[Impacted Platform]
LNL, MTL

Hsd-es-id: 15011819247
Original commit date: Wed Aug 31 11:42:50 2022 +0800
Change-Id: I13d15a378cef62776e9d07cbf343eb70c878d28f
Original commit hash: aeb9b00db00e8ac3f6ea76ef5636d95b3d41a39f

-------------------------------------------------------------------------------- 
[Changed Files]
Features/I2cFeaturePkg/I2cTouchPanelDxe/I2cTouchPanel.c

================================================================================ 
Commit: f1c8716a1d941c681480da1a866f4a97ccf36043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:10 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL]Serial messages seeing even when serial output is disabled
in debug configuration menu

[Issue Description]

Serial Messaages are still coming from the UART even we disabled
Following setup options which is not expected.
1. Legacy UART <UnChecked>
2. Serial IO UART <UnChecked>

Added PcdStatusCodeFlags & GetDebugInterface() check in SerialPortLib.

[Resolution]
With these changes,PcdStatusCodeFlags | 0x20
and following setup options uncheck
will get unavoidable serial messages in serial port.
1. Legacy UART <UnChecked>
2. Serial IO UART <UnChecked>

Package/Module:
ClientOneSiliconPkg/Fsp
MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 18022771741
Original commit date: Thu Aug 11 21:23:04 2022 -0700
Change-Id: Iba5866c3438529ff1cedba7d28bd606cb38fa35e
Original commit hash: 7eefe4ee236d0234db6e62616621562f31342fcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/Library/SerialPortLib/SerialPortLib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformSerialPortLib/PeiPlatformSerialPortLib.c
MeteorLakePlatSamplePkg/Library/PeiPlatformSerialPortLib/PeiPlatformSerialPortLib.inf

================================================================================ 
Commit: 5f03e13a52a621f12f5854bd2bcc87c3e844d588 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:04 2022 +0530 
-------------------------------------------------------------------------------- 
Code static analysis tool fixed for retimer related code

[Issue Description]
Code inspection fixed for retimer related code

[Resolution]
Fixed code inspection check from Code static analysis tool

Package/Module:
TcssCapsuleFeaturePkg

[Impacted Platform]
MTL-P/M, LNL

Hsd-es-id: 15011820039
Original commit date: Mon Sep 5 11:20:13 2022 +0800
Change-Id: I9dfed51f76512bb130f10a2df6cccd9203bc67b6
Original commit hash: eb0f7b200abcdacb2f5604f4557a61fe6644cc71

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Tcss/TcssCapsuleFeaturePkg/Include/FmpLastAttemptStatus.h
Features/Tcss/TcssCapsuleFeaturePkg/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
Features/Tcss/TcssCapsuleFeaturePkg/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c

================================================================================ 
Commit: 0871b1892c3d421823e93a88f1e0b20f540a950b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:14:02 2022 +0530 
-------------------------------------------------------------------------------- 
[Coverity] Fix ME Coverity issue

[Issue Description]
Fix multiple errors are reported by Coverity

[Resolution]
1. Add boolean to check the result of SetVariableInBrowser.
2. Handle the error status.

Package/Module: ME

[Impacted Platform]
MTL, LNL.

Hsd-es-id: 15011825156, 15011858459
Original commit date: Thu Sep 1 14:58:19 2022 +0800
Change-Id: I8e6b10d46bce98e0ce9698ee60bf0ebcf9b34665
Original commit hash: e6fcc875aae7e78311954835d688c6313a8d353d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
MeteorLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c

================================================================================ 
Commit: 3fd9cffef4ca9d240057ed75b2d015af10a2a108 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update RPE, LPE Pop Up message as per erase status

[Issue Description] No Appropriate Pop up messages for failing erase
action status.

[Resolution] BIOS updated to view Pop Up message with individual erase
action status.And corrected logical conditions checks.

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/
[Impacted Platform]
MTL-M,MTL-P

Hsd-es-id: 15011506917
Original commit date: Tue Aug 16 18:43:55 2022 +0530
Change-Id: If402215b0985044edf83acde8fc99fac3b3c7625
Original commit hash: 04c24a36ae9869832f64c8b78e03a5ab0cdb5d81

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
MeteorLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
MeteorLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c

================================================================================ 
Commit: fc156ed07a0e5ea938c6e34f3ae064f38b17e68b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:57 2022 +0530 
-------------------------------------------------------------------------------- 
[MTL] DEBUG macros have incorrect number of arguments

[Issue Description]
DEBUG macros have incorrect arguments specifiers not mapped with
total number of arguments

[Resolution]
Fix all the errors by editing the debug statements according to required
arguments in respective files

Package/Module: MeteorLakePlatSamplePkg/

[Impacted Platform]
MTL

Hsd-es-id: 16018023574
Original commit date: Thu Sep 1 16:43:44 2022 +0530
Change-Id: Ibf187c932f25cd7257b510fead681415fbdc08f4
Original commit hash: c15f7f0511c1ec1473451f10f06348564a37b14e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c
MeteorLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
MeteorLakePlatSamplePkg/Features/Usb4Cm/Library/Tbt3SupportLib/Tbt3SupportLib.c
MeteorLakePlatSamplePkg/Features/Wdt/WdtAppDxe/WdtAppDxe.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c
MeteorLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryHwErrRec.c

================================================================================ 
Commit: a5643727b20172d80ede1f21aebe4bbcccfa22ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:55 2022 +0530 
-------------------------------------------------------------------------------- 
MTL-SOC-S add GpioAcpiDefines correct group as per OSXML.

[Feature Description]
Added GpioAcpiDefines for MTL-SOC-S.
Modified order for Bank Indexes according to OSXML.

Package/Module: ClientOneSiliconPkg/Fru/MtlSoc

[Impacted Platform]
MTL-SOC-S

Hsd-es-id: 16018050451
Original commit date: Thu Sep 1 17:07:45 2022 +0530
Change-Id: I55ba9c3da090f85e7ab31d6ce1c147400d441570
Original commit hash: 57fc0de6c0cfc7ac16f7c8c6ee72bd78b3b584c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/GpioGroupsMtlV2.asl
ClientOneSiliconPkg/Fru/MtlSoc/Include/GpioAcpiDefinesMtl.h

================================================================================ 
Commit: 73dbea312a467fa2244b9f80c9f7ec9368b958cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:52 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "C1S/Me/HeciCore: Use the same HECI timeout in emulation environment"

[Issue Description]
Patch "C1S/Me/HeciCore: Use the same HECI timeout in emulation environment"
was merged before the CSME ready, so it will cause long time to boot to OS in
current environment.
Need to merge such patch after CSME ready.

[Resolution]
Revert "C1S/Me/HeciCore: Use the same HECI timeout in emulation environment"

This reverts commit ade3b461e42163f1aa999b1786143c33f2b33832.

Package/Module: ClientOneSiliconPkg/IpBlock/Me/

[Impacted Platform]
ALL

Hsd-es-id: 13010010359
Original commit date: Mon Sep 5 09:34:53 2022 +0800
Change-Id: I7aead3eeb1970ea397d7e17ee2a9819f83bc2bd3
Original commit hash: 8ec5eb91b38b0c04cdbb8be36058aba333ba01e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.h

================================================================================ 
Commit: 3183804dfa7a0e733c8ddf81d994cd533b333550 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2367_00

Hsd-es-id: N/A
Original commit date: Sun Sep 4 21:33:35 2022 -0700
Original commit hash: ca2f6746d5fa0396eac7f8ad900435a05396f232

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: f9cbb3c3a2c6e5eb398fce5d2467e70f0c85f5a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2367_00) and reset Minor Version to 0

Sun Sep 4 20:25:09 2022 -0700
Original commit date: Sun Sep 4 20:25:09 2022 -0700
Original commit hash: 3579dba08f136ccdcee954ae8e624bca3e76212b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 50dfc67afcf7209978a4ab2df4118e63fc219fba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:41 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - Cpu Parts

[Feature Description]
Fix Config Block natural alignment issue
and decrease the number of reserved bytes
in structure.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011811596
Original commit date: Wed Aug 31 11:11:47 2022 +0800
Change-Id: I69f316ea06117f2a88b82ad80de8a29c2371aa46
Original commit hash: 34f8a4a56e91b43ee9bf09d8ef8036bac7d20501

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuInit/CpuInitPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h

================================================================================ 
Commit: 8398a802752b53c1923bb3e45a60dc28e6be6c20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:39 2022 +0530 
-------------------------------------------------------------------------------- 
Telemetry Code Enhancement

[Issue Description]
1. need to redirect pointer after reallocation
2. value calculation of Byte160-175 which indicates
Media and Data Integrity Errors is not reasonable

[Resolution]
1. Redirect the pointer of InformationBlock and Logdata
2. Correct bits calculation error in line 260-261

Package/Module:
NvmeHealthDxe\NvmeHealthDxe.c

[Impacted Platform]
MTL

Hsd-es-id: 15011843041
Original commit date: Tue Aug 30 09:42:34 2022 +0800
Change-Id: Ib0ab82a20fc1d2400f651a0fa942f1c648dd8798
Original commit hash: 549afe07077c50d846decaf82162e107c90fb538

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Telemetry/NvmeHealthDxe/NvmeHealthDxe.c

================================================================================ 
Commit: 15f57f5445390ff52807731e279e08517a4698c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2366_00

Hsd-es-id: N/A
Original commit date: Sat Sep 3 21:34:01 2022 -0700
Original commit hash: b85a59e4bdabbd914a39737b154aff8a218e75d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 89c4009cd29959ab71a25ab41f2a3654195f8ce8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:13:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2366_00) and reset Minor Version to 0

Sat Sep 3 20:26:25 2022 -0700
Original commit date: Sat Sep 3 20:26:25 2022 -0700
Original commit hash: 28d9b63f8559bd70f5272bb281b5553bff4af816

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 727c2671acf3f244d6356b7263df1fb54a20d5cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2365_00

Hsd-es-id: N/A
Original commit date: Fri Sep 2 21:33:38 2022 -0700
Original commit hash: 2481312069d77451a814cf6c746e892938bd4485

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fc0df3d1c39a3bd2e6f05d622d530f678f6d612b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MTL-P CRB PCIe's clock

[Feature Description]
Update MTL-P CRB PCIe's clock accordingly.

Package/Module: PCIe

[Impacted Platform]
MTL-P CRB

Hsd-es-id: 1509151828
Original commit date: Thu Aug 25 15:34:31 2022 +0800
Change-Id: I1c956ccd74a7e756584730e5ac2f1027c5bfdaa3
Original commit hash: 5288cc6766d40ad3c80217e7fa523aabd847ff60

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/SkuIdMtlPDdr5Crb.dsc

================================================================================ 
Commit: 60ef27e5e74f07ffe129bf7bd799df9ceab992f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2365_00) and reset Minor Version to 0

Fri Sep 2 20:23:49 2022 -0700
Original commit date: Fri Sep 2 20:23:49 2022 -0700
Original commit hash: 5c8e8ff3d457cb4591b0172ad2a2d31e5db78701

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 1ba5b8f5c870d74dd92cbf5e32835c91bb35c1d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:10 2022 +0530 
-------------------------------------------------------------------------------- 
[LNL] Recursion in header at CnvUefiProtocol.h

[Issue Description]
Recursion in included header
CnvFeaturePkg\Include\CnvUefiConfigVariables.h" includes itself

[Resolution]
remove CnvUefiConfigVariables.h

Package/Module: CnvFeaturePkg

[Impacted Platform]
LNL

Hsd-es-id: 15011829473
Original commit date: Fri Sep 2 16:08:52 2022 +0800
Change-Id: If9b02f1ed936749ab8258026bce9d74724f82cf2
Original commit hash: b80fb1d521b76cdc988ff9c1f7c0c7cedcbd6daf

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/Include/Protocol/CnvUefiProtocol.h

================================================================================ 
Commit: 0aa9293d1f440ff2168506c3a0ff5f42753465c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:06 2022 +0530 
-------------------------------------------------------------------------------- 
[IPU][IsCLK] Camera resources, SrcClk and IMGCLKOUT update.

[Feature Description]
- Aligned IMGCLKOUT count with BWG
- Renamed Registers/Bit definitons to match OSXML
- Updated GetPchMaxPcieClockNum and DisableClockBufferProgramming
- Removed ECLK

Package/Module:
IsCclk/IPU Camera

[Impacted Platform]
ALL

Hsd-es-id: 14017058525
Original commit date: Wed Aug 31 12:53:02 2022 -0700
Change-Id: Icf81c1238da9b861e6e93022a2dcf60728e2c903
Original commit hash: d0b59b31cfccabb8cd7e59ecf42cfa2ab8f45a07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/IsClkMtl.asl
ClientOneSiliconPkg/Pch/Include/Register/PchRegsClk.h

================================================================================ 
Commit: d20015e05356c73c1d812ab317cab3e8e3a72db5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:09:04 2022 +0530 
-------------------------------------------------------------------------------- 
Platform Sanitization: Add OEM Hook to support Delete All NVM Variable
erase action

[Issue Description]
Sync from ADL to MTL

[Resolution]
Added a Hook fucntion to clearNVM erase action for OEM to add secure
boot Variables back.

Package/Module: MeteorLakePlatSamplePkg/Features/Rpe/

[Impacted Platform]
MTL

Hsd-es-id: 16016801735
Original commit date: Wed Aug 17 17:42:52 2022 +0530
Change-Id: Iffb38e2ae7aff75977975e87237afec06a0c74a3
Original commit hash: 151ac2d257a03543c38bef8ccb97d3d4f26c1844

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: a1fe91b0a503868b9ee076428e432e55f1ce1bc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:57 2022 +0530 
-------------------------------------------------------------------------------- 
Enable natural alignment checking - SerialIo

[Feature Description]
Fix Config Block natural alignment issue

Package/Module:
Intel\ClientOneSiliconPkg

[Impacted Platform]
ALL

Hsd-es-id: 15011812716
Original commit date: Wed Aug 24 15:05:05 2022 +0800
Change-Id: I2e4a6849c1554878bd63be2aa90d60b8f8266517
Original commit hash: 72cb845ac2aedafb3978124496a2ccdfd414342d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/SerialIoDevices.h

================================================================================ 
Commit: e95ed95be00b0f6550238d4ac5d9e38d20fa2a0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2364_01

Hsd-es-id: N/A
Original commit date: Thu Sep 1 21:34:04 2022 -0700
Original commit hash: aee49c7e26b51ee2bfbd25745c99d2b471ded140

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2e9c5df8b0df56bf1bd30d27400b94904eb72359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTLIotg Auto-Commit BIOS ID update_github Daily Increment BIOS Major Version (2364_00) and reset Minor Version to 0

Thu Sep 1 20:27:55 2022 -0700
Original commit date: Thu Sep 1 20:27:55 2022 -0700
Original commit hash: 567399e6878c650b94d5452bf95a01899845c9c9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: f4d453e4bfbfd740224322ead4fde8f7e903bf8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:45 2022 +0530 
-------------------------------------------------------------------------------- 
Coverity tool show error message in
ClientOneSiliconPkg/IpBlock/CpuPowerManagement file

[Issue Description]
Coverity tools scan the errors
1.Unused value
2.Sign extension
3.Constant expression result

[Resolution]
1.Remove unused status.
2.Type casting after arithmetic opertion
3.Remove the expression whose result is always false.

Package/Module:
CpuPowerManagement

[Impacted Platform]
ALL

Hsd-es-id: 15011825287
Original commit date: Mon Aug 29 17:00:07 2022 +0800
Change-Id: Iaebd436c502d372821910a995c442733bef248ec
Original commit hash: b38e18dae28def1483a3de62240602cca80376b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PerformanceStates.c
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/PowerLimits.c

================================================================================ 
Commit: afa45173affabc10de9c49fad6bce4a507e13e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:29 2022 +0530 
-------------------------------------------------------------------------------- 
Remove TPM1.2 references from SmbiosTpmDeviceInfo

[Issue Description]
References to TPM1.2 configurations remained in the SmbiosTpmDeviceInfo
implementation after deprecating TPM1.2 support.
This code is no longer reachable, thus it is flagged as
dead code and should be remove.

[Resolution]
Clean up dead code instances with references to TPM1.2 configurations.

Package/Module: ClientSmbiosFeaturePkg

[Impacted Platform]
MTL, LNL

Hsd-es-id: 16017633302
Original commit date: Mon Aug 29 21:45:48 2022 -0700
Change-Id: I87069b1203336e37ef60ac7a9371ceade80860b1
Original commit hash: c03d9b1b87a7eeaefaf43c5b5ac7526fa9c049c6

-------------------------------------------------------------------------------- 
[Changed Files]
Features/ClientSmbiosFeaturePkg/SmbiosTpmDeviceInfo/SmbiosTpmDeviceInfo.c

================================================================================ 
Commit: 3c8c119301239c748146998c3ab558f6615274a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:24 2022 +0530 
-------------------------------------------------------------------------------- 
Increase bitwidth TotalChunks to match related variables.

[Issue Description]
TotalChunks is a 32-bit value being compared to a 64-bit value.

[Resolution]
Increse the size of TotalChunks to 64-bit

Package/Module:
ClientOneSiliconPkg/IpBlock/Amt/Mebx

[Impacted Platform]
ALL

Hsd-es-id: 16017872276
Original commit date: Fri Aug 26 15:25:41 2022 -0700
Change-Id: Ie9a7545f1b5dded86ee10096fa364c715f64c5bf
Original commit hash: 4fd8e25a5cee85806ad8422006541ce9d43e2135

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxUsbProvision.c

================================================================================ 
Commit: 6458dcdf33338cd6bab1563ce8153427f364db5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:08:20 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS asserts when setting EOS if another SMI was pending.

[Issue Description]
BIOS read back EOS state after setting EOS.
S3M FW may change state later.
BIOS expected that and in case it's not in expected state,
then BIOS asserts.

[Resolution]
Removed assert on read back EOS state.
EOS state after written by BIOS is not expected immediately.

Package/Module:
ClientSiliconPkg

[Impacted Platform]
BHS, MTL, LNL, LVL, KVL

Hsd-es-id: 18023727416
Original commit date: Tue Aug 30 18:32:57 2022 +0200
Original commit hash: d3d85765e160acdd170c6698d9d9cf1ae3844ce0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchxSmmHelpers.c

================================================================================ 
Commit: 1f15499bf9a05ef51c650935692bbd18de1b2f1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Oct 14 09:06:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] MTL MeteorLake_Edk2Master_Daily_github Daily Updating Version/ID: MeteorLake_2364_00

Hsd-es-id: N/A
Original commit date: Thu Sep 1 04:41:37 2022 -0700
Original commit hash: 815cbc2ae09ddbc190f5c16a7de190ff16d0adf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/SiPkg.dec
LICENSE.txt
