/*
 * Common [OS-independent] header file for
 * Broadcom BCM47XX 10/100Mbps Ethernet Device Driver
 *
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * $Id: etc.h,v 1.4 Broadcom SDK $
 */

#ifndef _etc_h_
#define _etc_h_

#include <etioctl.h>
#include <proto/802.1d.h>

#define MAXMULTILIST    32

#ifndef ch_t
#define ch_t void
#endif

/* 
 * PED: Set to 1 to forward all packets 
 *      - 1: only channel 0 (for shunt) initialized
 *      - 0: channel 0 is normal traffic; channel 1 is shunt
 */
#define PED_ALL_SHUNT  (0)

#define NUMTXQ      2   /* PED */
#define NUMRXQ      2   /* PED */
#define NUM_STAG_TPID       4

struct etc_info;    /* forward declaration */
struct bcmstrbuf;   /* forward declaration */

/* each chip type supports a set of chip-type-specific ops */
struct chops {
    bool (*id)(uint vendor, uint device);   /* return true if match */
    void *(*attach)(struct etc_info *etc, void *dev, void *regs);
    void (*detach)(ch_t *ch);       /* free chip private state */
    void (*reset)(ch_t *ch);        /* chip reset */
    void (*init)(ch_t *ch, uint options);   /* chip init */
    bool (*tx)(ch_t *ch, void *p);      /* transmit frame */
    void *(*rx)(ch_t *ch);          /* receive frame */
    void (*rxfill)(ch_t *ch);       /* post dma rx buffers */
    int (*getintrevents)(ch_t *ch, bool in_isr);    /* return intr events */
    bool (*errors)(ch_t *ch);       /* handle chip errors */
    void (*intrson)(ch_t *ch);      /* enable chip interrupts */
    void (*intrsoff)(ch_t *ch);     /* disable chip interrupts */
    void (*txreclaim)(ch_t *ch, bool all);  /* reclaim transmit resources */
    void (*rxreclaim)(ch_t *ch);        /* reclaim receive resources */
    void (*statsupd)(ch_t *ch);     /* update sw stat counters */
    void (*dumpmib)(ch_t *ch, char *buf);   /* get sw mib counters */
    void (*enablepme)(ch_t *ch);            /* enable PME */
    void (*disablepme)(ch_t *ch);           /* disable PME */
    void (*phyreset)(ch_t *ch, uint phyaddr);   /* reset phy */
        uint16 (*phyrd)(ch_t *ch, uint phyaddr, uint reg); /* read phy reg */
    void (*phywr)(ch_t *ch, uint phyaddr, uint reg, uint16 val); /* write phy register */
    void (*dump)(ch_t *ch, struct bcmstrbuf *b);    /* debugging output */
    void (*longname)(ch_t *ch, char *buf, uint bufsize);    /* return descriptive name */
    void (*duplexupd)(ch_t *ch);        /* keep mac duplex consistent */
       int (*cfprd)(ch_t *ch, void *buf);   /* read CFP entry from hw */
       int (*cfpwr)(ch_t *ch, void *buf);   /* write CFP entry into hw */
       int (*cfpfldrd)(ch_t *ch, void *buf);    /* get CFP field value */
       int (*cfpfldwr)(ch_t *ch, void *buf);    /* set CFP field value */
       int (*cfpudfrd)(ch_t *ch, void *buf);    /* get CFP UDF configuration */
       int (*cfpudfwr)(ch_t *ch, void *buf);    /* set CFP UDF configuration */
       int (*rxrateset)(ch_t *ch, uint channel, uint pps);  /* RX rate configuration */
       int (*rxrateget)(ch_t *ch, uint channel, uint *pps); /* RX rate configuration */
       int (*txrateset)(ch_t *ch, uint channel, uint rate, uint burst); /* TX rate configuration */
       int (*txrateget)(ch_t *ch, uint channel, uint *rate, uint *burst);   /* TX rate configuration */
       int (*flowctrlmodeset)(ch_t *ch, uint mode); /* set flow control mode */
       int (*flowctrlmodeget)(ch_t *ch, uint *mode); /* get flow control mode */
       int (*flowctrlautoset)(ch_t *ch, uint on_thresh, uint off_thresh); /* set on/off threshold for auto mode */
       int (*flowctrlautoget)(ch_t *ch, uint *on_thresh, uint *off_thresh); /* get on/off threshold for auto mode */
       int (*flowctrlcpuset)(ch_t *ch, uint pause_on); /* enable/disable pause frame for cpu mode */
       int (*flowctrlcpuget)(ch_t *ch, uint *pause_on); /* get the enable/disable pause frame for cpu mode */
       int (*flowctrlrxchanset)(ch_t *ch, uint chan, uint on_thresh, uint off_thresh); /* set rx channel thresholds */
       int (*flowctrlrxchanget)(ch_t *ch, uint chan, uint *on_thresh, uint *off_thresh); /* get rx channel thresholds */
       int (*tpidset)(ch_t *ch, uint index,uint tpid);  /* Set the S-TAG TPID value */
       int (*tpidget)(ch_t *ch, uint index,uint *tpid); /* Get the S-TAG TPID value */
       int (*pvtagset)(ch_t *ch, uint private_tag); /* Set the private tag value */
       int (*pvtagget)(ch_t *ch, uint *private_tag);    /* Get the private tag value */
       int (*rxsephdrset)(ch_t *ch, uint enable);	/* Enable/Disable the RX separate header */
       int (*rxsepgetget)(ch_t *ch, uint *enable);	/* Get the value of RX separate header feature */
       int (*txqosmodeset)(ch_t *ch, uint mode); /* set tx qos mode */
       int (*txqosmodeget)(ch_t *ch, uint *mode); /* get tx qos mode */
       int (*txqosweightset)(ch_t *ch, uint queue, uint weight); /* set tx queue weight */
       int (*txqosweightget)(ch_t *ch, uint queue, uint *weight); /* get tx queue weight */
};

/*
 * "Common" os-independent software state structure.
 */
typedef struct etc_info {
    void        *et;        /* pointer to os-specific private state */
    uint        unit;       /* device instance number */
    void        *osh;       /* pointer to os handler */
    void        *mib;       /* pointer to s/w maintained mib counters */
    bool        up;     /* interface up and running */
    bool        promisc;    /* promiscuous destination address */
    bool        qos;        /* QoS priority determination on rx */
    bool        loopbk;     /* loopback override mode */

    int     forcespeed; /* disable autonegotiation and force speed/duplex */
    uint        advertise;  /* control speed/duplex advertised capability bits */
    uint		advertise2;	/* control gige speed/duplex advertised caps */
    bool        needautoneg;    /* request restart autonegotiation */
    int     speed;      /* current speed: 10, 100 */
    int     duplex;     /* current duplex: 0=half, 1=full */

    bool        piomode;    /* enable programmed io (!dma) */
    void        *pioactive; /* points to pio packet being transmitted */
    volatile uint   *txavail[NUMTXQ];   /* dma: # tx descriptors available */

    uint16      vendorid;   /* pci function vendor id */
    uint16      deviceid;   /* pci function device id */
    uint        chip;       /* chip number */
    uint        chiprev;    /* chip revision */
    uint        coreid;     /* core id */
    uint        corerev;    /* core revision */

    bool        nicmode;    /* is this core using its own pci i/f */

    struct chops    *chops;     /* pointer to chip-specific opsvec */
    void        *ch;        /* pointer to chip-specific state */
    void        *robo;      /* optional robo private data */

    uint        txq_state;  /* tx queues state bits */
    uint        coreunit;   /* sb chips: chip enet instance # */
    uint        phyaddr;    /* sb chips: mdio 5-bit phy address */
    uint        mdcport;    /* sb chips: which mii to use (enet core #) to access phy */
    bool        ext_config; /* enable configuration with external pins */

    struct ether_addr cur_etheraddr; /* our local ethernet address */
    struct ether_addr perm_etheraddr; /* original sprom local ethernet address */

    struct ether_addr multicast[MAXMULTILIST];
    uint        nmulticast;
    bool        allmulti;   /* enable all multicasts */

    bool        linkstate;  /* link integrity state */
    bool        pm_modechange;  /* true if mode change is to due pm */

    uint32      now;        /* elapsed seconds */

    uint32      boardflags; /* board flags */
    uint32  pkt_mem; /* The memory type of packet buffer */
    uint32  pkthdr_mem; /* The memory type of packet header buffer */
    uint32  en_rxsephdr[NUMRXQ];

    /* rx rate */
    uint32      rx_pps[NUMRXQ];
    uint32      tx_rate[NUMTXQ];
    uint32      tx_burst[NUMTXQ];
        
    /* tx qos mode */
    uint32      txqos_mode;
    uint32      txqos_weight[NUMTXQ];  

    /* flow control */
    uint32      flowcntl_mode;
    uint32      flowcntl_auto_on_thresh;
    uint32      flowcntl_auto_off_thresh;
    uint32      flowcntl_cpu_pause_on;
    uint32      flowcntl_rx_on_thresh[NUMRXQ];
    uint32      flowcntl_rx_off_thresh[NUMRXQ];

    /* TPID */
    uint32      tpid[NUM_STAG_TPID];

    /* Private Tag */
    uint32      ptag;
    
    /* sw-maintained stat counters */
    uint32      txframe;    /* transmitted frames */
    uint32      txbyte;     /* transmitted bytes */
    uint32      rxframe;    /* received frames */
    uint32      rxbyte;     /* received bytes */
    uint32      txerror;    /* total tx errors */
    uint32      txnobuf;    /* tx out-of-buffer errors */
    uint32      rxerror;    /* total rx errors */
    uint32      rxnobuf;    /* rx out-of-buffer errors */
    uint32      reset;      /* reset count */
    uint32      dmade;      /* pci descriptor errors */
    uint32      dmada;      /* pci data errors */
    uint32      dmape;      /* descriptor protocol error */
    uint32      rxdmauflo;  /* receive descriptor underflow */
    uint32      rxoflo;     /* receive fifo overflow */
    uint32      txuflo;     /* transmit fifo underflow */
    uint32      rxbadlen;   /* 802.3 len field != read length */
} etc_info_t;

/* interrupt event bitvec */
#define INTR_TX     0x1
#define INTR_RX     0x2
#define INTR_ERROR  0x4
#define INTR_TO     0x8
#define INTR_NEW    0x10

/* forcespeed values */
#define ET_AUTO     -1
#define ET_10HALF   0
#define ET_10FULL   1
#define ET_100HALF  2
#define ET_100FULL  3
#define ET_1000HALF 4
#define ET_1000FULL 5

/* init options */
#define ET_INIT_FULL     0x1
#define ET_INIT_INTRON   0x2

/* Specific init options for et_init */
#define ET_INIT_DEF_OPTIONS   (ET_INIT_FULL | ET_INIT_INTRON)
#define ET_INIT_INTROFF       (ET_INIT_FULL)
#define ET_INIT_PARTIAL      (0)

/* macro to safely clear the UP flag */
#define ET_FLAG_DOWN(x)   (*(x)->chops->intrsoff)((x)->ch);  \
              (x)->up = FALSE;

/*
 * Least-common denominator rxbuf start-of-data offset:
 * Must be >= size of largest rxhdr
 * Must be 2-mod-4 aligned so IP is 0-mod-4
 */
#define HWRXOFF     32

#define TC_BK       0   /* background traffic class */
#define TC_BE       1   /* best effort traffic class */
#define TC_CL       2   /* controlled load traffic class */
#define TC_VO       3   /* voice traffic class */
#define TC_NONE     -1  /* traffic class none */

#define RX_Q0       0   /* receive DMA queue */
#define RX_Q1       1   /* receive DMA queue */
#define RX_Q2       2   /* receive DMA queue */
#define RX_Q3       3   /* receive DMA queue */

#define TX_Q0       TC_BK   /* DMA txq 0 */
#define TX_Q1       TC_BE   /* DMA txq 1 */
#define TX_Q2       TC_CL   /* DMA txq 2 */
#define TX_Q3       TC_VO   /* DMA txq 3 */

/* flow control */
#define FLOW_CTRL_MODE_DISABLE     0x0 /* disable mode */
#define FLOW_CTRL_MODE_AUTO     0x1 /* auto mode */
#define FLOW_CTRL_MODE_CPU     0x2 /* cpu mode */
#define FLOW_CTRL_MODE_MIX     0x3 /* auto + cpu mode */

#define FLWO_CTRL_AUTO_MODE_DEFAULT_ON_THRESH       0x6a4
#define FLWO_CTRL_AUTO_MODE_DEFAULT_OFF_THRESH       0x578

/* tx qos mode */
#define TXQOS_MODE_1STRICT_3WRR     0x0
#define TXQOS_MODE_2STRICT_2WRR     0x1
#define TXQOS_MODE_3STRICT_1WRR     0x2
#define TXQOS_MODE_ALL_STRICT     0x3

#define TXQOS_DEFAULT_WEIGHT        0xa


/* S-TAG TPID */
#define STAG_TPID_DEFAULT       0x88a8

extern uint32 etc_up2tc(uint32 up);
extern uint32 etc_priq(uint32 txq_state);

/* rx header flags bits */
#define RXH_FLAGS(etc, rxh) (((etc)->coreid == GMAC_CORE_ID) ? \
    (ltoh16(((bcmgmacrxh_t *)(rxh))->flags) & (GRXF_CRC | GRXF_OVF | GRXF_OVERSIZE)) : \
    (ltoh16(((bcmenetrxh_t *)(rxh))->flags) & (RXF_NO | RXF_RXER | RXF_CRC | RXF_OV)))

#define RXH_OVERSIZE(etc, rxh) (((etc)->coreid == GMAC_CORE_ID) ? \
    (ltoh16(((bcmgmacrxh_t *)(rxh))->flags) & GRXF_OVERSIZE) : FALSE)

#define RXH_CRC(etc, rxh) (((etc)->coreid == GMAC_CORE_ID) ? \
    (ltoh16(((bcmgmacrxh_t *)(rxh))->flags) & GRXF_CRC) : \
    (ltoh16(((bcmenetrxh_t *)(rxh))->flags) & RXF_CRC))

#define RXH_OVF(etc, rxh) (((etc)->coreid == GMAC_CORE_ID) ? \
    (ltoh16(((bcmgmacrxh_t *)(rxh))->flags) & GRXF_OVF) : \
    (ltoh16(((bcmenetrxh_t *)(rxh))->flags) & RXF_OV))

#define RXH_RXER(etc, rxh) (((etc)->coreid == GMAC_CORE_ID) ? \
    FALSE : (ltoh16(((bcmenetrxh_t *)(rxh))->flags) & RXF_RXER))

#define RXH_NO(etc, rxh) (((etc)->coreid == GMAC_CORE_ID) ? \
    FALSE : (ltoh16(((bcmenetrxh_t *)(rxh))->flags) & RXF_NO))

/* exported prototypes */
extern struct chops *etc_chipmatch(uint vendor, uint device);
extern void *etc_attach(void *et, uint vendor, uint device, uint unit, void *dev, void *regsva);
extern void etc_detach(etc_info_t *etc);
extern void etc_reset(etc_info_t *etc);
extern void etc_init(etc_info_t *etc, uint options);
extern void etc_up(etc_info_t *etc);
extern uint etc_down(etc_info_t *etc, int reset);
extern int etc_ioctl(etc_info_t *etc, int cmd, void *arg);
extern void etc_promisc(etc_info_t *etc, uint on);
extern void etc_qos(etc_info_t *etc, uint on);
extern void etc_dump(etc_info_t *etc, struct bcmstrbuf *b);
extern void etc_watchdog(etc_info_t *etc);
extern uint etc_totlen(etc_info_t *etc, void *p);

#endif  /* _etc_h_ */
