{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.787006",
   "Default View_TopLeft":"-180,-189",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port eth_gt -pg 1 -lvl 4 -x 1110 -y 70 -defaultsOSRD
preplace port eth_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port ETH_TX_STREAM -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port ETH_RX_STREAM -pg 1 -lvl 4 -x 1110 -y 150 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_reset_100mhz -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 4 -x 1110 -y 90 -defaultsOSRD
preplace port port-id_data_clock -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_eth_rx_clk_in -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port port-id_overrun -pg 1 -lvl 4 -x 1110 -y 170 -defaultsOSRD
preplace port port-id_resetn_250mhz -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_pkt_dropped -pg 1 -lvl 4 -x 1110 -y 190 -defaultsOSRD
preplace portBus eth1_rx_resetn -pg 1 -lvl 4 -x 1110 -y 650 -defaultsOSRD
preplace inst eth_core -pg 1 -lvl 2 -x 580 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 203 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 181 200 201 202 199 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 248 245 246 247 249 250 244 251 252 253 254 261 256 265 257 255 266 259 258 262 267 263 260 264} -defaultsOSRD -pinDir gt_serial_port right -pinY gt_serial_port 0R -pinDir gt_ref_clk left -pinY gt_ref_clk 0L -pinDir axis_tx left -pinY axis_tx 80L -pinDir axis_rx right -pinY axis_rx 80R -pinDir stat_tx right -pinY stat_tx 100R -pinDir stat_rx right -pinY stat_rx 120R -pinDir stat_rx.stat_rx_status right -pinY stat_rx.stat_rx_status 140R -pinDir s_axi left -pinY s_axi 180L -pinDir ctl_tx left -pinY ctl_tx 100L -pinDir core_drp left -pinY core_drp 120L -pinDir rs_fec_out right -pinY rs_fec_out 160R -pinDir rx_otn_out right -pinY rx_otn_out 180R -pinDir gt_txusrclk2 left -pinY gt_txusrclk2 200L -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 240L -pinDir gt_ref_clk_out right -pinY gt_ref_clk_out 200R -pinBusDir gt_rxrecclkout right -pinBusY gt_rxrecclkout 220R -pinBusDir gt_powergoodout right -pinBusY gt_powergoodout 240R -pinDir gtwiz_reset_tx_datapath left -pinY gtwiz_reset_tx_datapath 260L -pinDir gtwiz_reset_rx_datapath left -pinY gtwiz_reset_rx_datapath 280L -pinDir s_axi_aclk left -pinY s_axi_aclk 220L -pinDir s_axi_sreset left -pinY s_axi_sreset 300L -pinDir pm_tick left -pinY pm_tick 320L -pinBusDir user_reg0 right -pinBusY user_reg0 260R -pinDir sys_reset left -pinY sys_reset 340L -pinDir init_clk left -pinY init_clk 420L -pinBusDir rx_preambleout right -pinBusY rx_preambleout 280R -pinDir usr_rx_reset right -pinY usr_rx_reset 480R -pinDir gt_rxusrclk2 right -pinY gt_rxusrclk2 300R -pinDir core_rx_reset left -pinY core_rx_reset 360L -pinDir rx_clk left -pinY rx_clk 460L -pinDir core_tx_reset left -pinY core_tx_reset 380L -pinDir tx_ovfout right -pinY tx_ovfout 320R -pinDir tx_unfout right -pinY tx_unfout 340R -pinBusDir tx_preamblein left -pinBusY tx_preamblein 480L -pinDir usr_tx_reset right -pinY usr_tx_reset 360R -pinDir core_drp_reset left -pinY core_drp_reset 400L -pinDir drp_clk left -pinY drp_clk 440L
preplace inst store_and_forward -pg 1 -lvl 1 -x 190 -y 130 -defaultsOSRD -pinDir S_AXIS left -pinY S_AXIS 0L -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 20L -pinDir s_axis_aclk left -pinY s_axis_aclk 40L -pinDir m_axis_aclk right -pinY m_axis_aclk 40R
preplace inst reset_inverter_250mhz -pg 1 -lvl 1 -x 190 -y 310 -defaultsOSRD -pinBusDir Op1 left -pinBusY Op1 0L -pinBusDir Res right -pinBusY Res 60R
preplace inst bad_packet_filter -pg 1 -lvl 3 -x 940 -y 150 -defaultsOSRD -pinDir AXIS_IN left -pinY AXIS_IN 0L -pinDir AXIS_OUT right -pinY AXIS_OUT 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 440L -pinDir overrun right -pinY overrun 20R -pinDir bad_pkt_dropped right -pinY bad_pkt_dropped 40R
preplace inst reset_synchronizer -pg 1 -lvl 2 -x 580 -y 650 -defaultsOSRD -pinDir rx_clk left -pinY rx_clk 0L -pinBusDir rx_resetn right -pinBusY rx_resetn 0R -pinDir ext_reset_in right -pinY ext_reset_in 20R
preplace netloc aurora_core_1_channel_up 1 2 2 770J 90 NJ
preplace netloc bad_packet_filter_bad_pkt_dropped 1 3 1 NJ 190
preplace netloc bad_packet_filter_overrun 1 3 1 NJ 170
preplace netloc clock_1 1 0 2 NJ 490 380
preplace netloc data_clock_1 1 0 2 20 230 340
preplace netloc eth_core_usr_rx_reset 1 2 1 770 550n
preplace netloc ethernet_core_gt_txusrclk2 1 1 1 380 170n
preplace netloc reset_in_1 1 0 2 NJ 430 380
preplace netloc reset_inverter_250mhz_Res 1 1 1 NJ 370
preplace netloc reset_synchronizer_peripheral_aresetn 1 2 2 790 650 NJ
preplace netloc resetn_250mhz_1 1 0 1 40 150n
preplace netloc rx_clk_0_1 1 0 3 NJ 510 360 10 790J
preplace netloc Conn5 1 2 2 NJ 70 NJ
preplace netloc TX_DATA_STREAM_1 1 0 1 NJ 130
preplace netloc bad_packet_filter_AXIS_OUT 1 3 1 NJ 150
preplace netloc eth_core_axis_rx 1 2 1 N 150
preplace netloc qsfp1_clk_1 1 0 2 NJ 70 NJ
preplace netloc s_axi_1 1 0 2 NJ 250 NJ
preplace netloc store_and_forward_M_AXIS 1 1 1 N 150
levelinfo -pg 1 0 190 580 940 1110
pagesize -pg 1 -db -bbox -sgen -170 0 1300 730
",
   "No Loops_ScaleFactor":"0.905556",
   "No Loops_TopLeft":"-252,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port qsfp_gt -pg 1 -lvl 5 -x 1410 -y 90 -defaultsOSRD
preplace port qsfp_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port axis_rx -pg 1 -lvl 5 -x 1410 -y 110 -defaultsOSRD
preplace port TX_DATA_STREAM -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_reset_in -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port port-id_init_clk -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port port-id_rx_clk -pg 1 -lvl 5 -x 1410 -y 370 -defaultsOSRD
preplace port port-id_rx_tx_enable -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port port-id_channel_up -pg 1 -lvl 5 -x 1410 -y 170 -defaultsOSRD
preplace port port-id_data_aresetn -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_data_clock -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace portBus usr_rx_resetn -pg 1 -lvl 5 -x 1410 -y 310 -defaultsOSRD
preplace inst ethernet_core -pg 1 -lvl 3 -x 890 -y 240 -defaultsOSRD
preplace inst tx_reset_inverter -pg 1 -lvl 1 -x 190 -y 210 -defaultsOSRD
preplace inst rx_reset_inverter -pg 1 -lvl 4 -x 1240 -y 310 -defaultsOSRD
preplace inst tx_clock_converter -pg 1 -lvl 2 -x 510 -y 170 -defaultsOSRD
preplace netloc reset_in_1 1 0 3 NJ 310 NJ 310 670
preplace netloc clock_1 1 0 3 NJ 330 NJ 330 680
preplace netloc qsfp1_ethernet_gt_rxusrclk2 1 2 3 690 470 1090 370 NJ
preplace netloc rx_tx_enable_0_enable 1 0 3 NJ 290 NJ 290 660
preplace netloc aurora_core_1_channel_up 1 3 2 NJ 170 NJ
preplace netloc qsfp1_ethernet_usr_tx_reset 1 0 4 40 480 NJ 480 NJ 480 1080
preplace netloc rx1_reset_inverter_Res 1 4 1 NJ 310
preplace netloc ethernet_core_usr_rx_reset 1 3 1 NJ 310
preplace netloc data_aresetn_1 1 0 2 NJ 150 NJ
preplace netloc data_clock_1 1 0 2 NJ 270 350J
preplace netloc tx_reset_inverter_Res 1 1 1 340J 170n
preplace netloc ethernet_core_gt_txusrclk2 1 1 3 360 270 640J 10 1090
preplace netloc Conn5 1 3 2 NJ 90 NJ
preplace netloc qsfp1_clk_1 1 0 3 NJ 70 NJ 70 NJ
preplace netloc qsfp1_ethernet_axis_rx 1 3 2 NJ 110 NJ
preplace netloc tx1_clock_converter_M_AXIS 1 2 1 650 90n
preplace netloc Conn1 1 0 2 NJ 130 NJ
levelinfo -pg 1 0 190 510 890 1240 1410
pagesize -pg 1 -db -bbox -sgen -180 0 1590 490
"
}
0
