{C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/or4.vhd} {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/or4.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity or4
-- Compiling architecture dataflow of or4
** Warning: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/or4.vhd(12): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/tb.vhd} {0 {vcom -work work -2002 -explicit -stats=none {C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity tb
-- Compiling architecture behavior of tb
** Error: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/tb.vhd(22): near "signal": (vcom-1576) expecting ':'.
** Error: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/tb.vhd(29): near "UUT1": (vcom-1576) expecting BEGIN.

} {10.0 12.0} {}} {C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/multiplexer.vhd} {0 {vcom -work work -2002 -explicit -stats=none {C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/multiplexer.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Mux4
-- Compiling architecture dataflow of Mux4
** Error: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/multiplexer.vhd(17): Illegal target for signal assignment.
** Error: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/multiplexer.vhd(17): (vcom-1136) Unknown identifier "sControl1".
** Error: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/multiplexer.vhd(18): (vcom-1136) Unknown identifier "sControl1".
** Error: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/multiplexer.vhd(27): Illegal target for signal assignment.
** Error: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/multiplexer.vhd(27): (vcom-1136) Unknown identifier "sControl1".
** Error: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/multiplexer.vhd(28): (vcom-1136) Unknown identifier "sControl2".
** Note: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/multiplexer.vhd(36): VHDL Compiler exiting

} {8.0 14.0} {}} {C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/and4.vhd} {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/and4.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity and4
-- Compiling architecture dataflow of and4
** Warning: C:/Users/samha/OneDrive/Desktop/Digital-System-Design-1/Exercise 11/and4.vhd(12): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}}
