#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jul 28 12:02:35 2022
# Process ID: 19808
# Current directory: C:/Users/tangi/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27972
# Log file: C:/Users/tangi/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/tangi/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xvp/ring_oscillator/project_1.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project D:/xvp/ring_oscillator/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/xvp/ring_oscillator/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
archive_project D:/xvp/project_1.xpr.zip -temp_dir C:/Users/tangi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19808-LAPTOP-V2QN0M4Q -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/tangi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19808-LAPTOP-V2QN0M4Q' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/xvp/ring_oscillator/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/tangi/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-19808-LAPTOP-V2QN0M4Q/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ila_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'ila_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ila_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
