\hypertarget{structilang_1_1_verilog_generator_1_1_vlg_gen_config}{}\section{ilang\+:\+:Verilog\+Generator\+:\+:Vlg\+Gen\+Config Struct Reference}
\label{structilang_1_1_verilog_generator_1_1_vlg_gen_config}\index{ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config@{ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config}}


the structure to configure the verilog generator  




{\ttfamily \#include $<$verilog\+\_\+gen.\+h$>$}

\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structilang_1_1_verilog_generator_1_1_vlg_gen_config_aa081357e4c256bb0e0dca0d9f2bd9a96}\label{structilang_1_1_verilog_generator_1_1_vlg_gen_config_aa081357e4c256bb0e0dca0d9f2bd9a96}} 
enum \mbox{\hyperlink{structilang_1_1_verilog_generator_1_1_vlg_gen_config_aa081357e4c256bb0e0dca0d9f2bd9a96}{func\+Option}} \{ {\bfseries Internal}, 
{\bfseries External}
 \}
\begin{DoxyCompactList}\small\item\em whether to treat function as internal module/external module \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{structilang_1_1_verilog_generator_1_1_vlg_gen_config_a7e2941ee0336d21aefc24c1ec2ed6038}{Vlg\+Gen\+Config}} (bool External\+Mem=false, \mbox{\hyperlink{structilang_1_1_verilog_generator_1_1_vlg_gen_config_aa081357e4c256bb0e0dca0d9f2bd9a96}{func\+Option}} func\+Opt=func\+Option\+::\+Internal)
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{structilang_1_1_verilog_generator_1_1_vlg_gen_config_ac18ab88b5ead347495aaf8724cdd245d}{ext\+Mem}}
\item 
\mbox{\Hypertarget{structilang_1_1_verilog_generator_1_1_vlg_gen_config_a50ab814169b0ae140644949c05ba7155}\label{structilang_1_1_verilog_generator_1_1_vlg_gen_config_a50ab814169b0ae140644949c05ba7155}} 
enum \mbox{\hyperlink{structilang_1_1_verilog_generator_1_1_vlg_gen_config_aa081357e4c256bb0e0dca0d9f2bd9a96}{ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config\+::func\+Option}} {\bfseries fc\+Opt}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
the structure to configure the verilog generator 

\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{structilang_1_1_verilog_generator_1_1_vlg_gen_config_a7e2941ee0336d21aefc24c1ec2ed6038}\label{structilang_1_1_verilog_generator_1_1_vlg_gen_config_a7e2941ee0336d21aefc24c1ec2ed6038}} 
\index{ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config@{ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config}!Vlg\+Gen\+Config@{Vlg\+Gen\+Config}}
\index{Vlg\+Gen\+Config@{Vlg\+Gen\+Config}!ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config@{ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config}}
\subsubsection{\texorpdfstring{Vlg\+Gen\+Config()}{VlgGenConfig()}}
{\footnotesize\ttfamily ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config\+::\+Vlg\+Gen\+Config (\begin{DoxyParamCaption}\item[{bool}]{External\+Mem = {\ttfamily false},  }\item[{\mbox{\hyperlink{structilang_1_1_verilog_generator_1_1_vlg_gen_config_aa081357e4c256bb0e0dca0d9f2bd9a96}{func\+Option}}}]{func\+Opt = {\ttfamily funcOption\+:\+:Internal} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}

Constructor, set default value, External\+Mem \+: false, function\+: internal module 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{structilang_1_1_verilog_generator_1_1_vlg_gen_config_ac18ab88b5ead347495aaf8724cdd245d}\label{structilang_1_1_verilog_generator_1_1_vlg_gen_config_ac18ab88b5ead347495aaf8724cdd245d}} 
\index{ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config@{ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config}!ext\+Mem@{ext\+Mem}}
\index{ext\+Mem@{ext\+Mem}!ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config@{ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config}}
\subsubsection{\texorpdfstring{ext\+Mem}{extMem}}
{\footnotesize\ttfamily bool ilang\+::\+Verilog\+Generator\+::\+Vlg\+Gen\+Config\+::ext\+Mem}

whether to export as a verilog array or an interface to operate external memory 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{verilog__gen_8h}{verilog\+\_\+gen.\+h}}\end{DoxyCompactItemize}
