m255
K3
13
cModel Technology
dC:\altera\91sp2\modelsim_ase\examples\work\study\mem_elements
vcopy_packet_to_mem
Z0 Mx1 6 sv_std 3 std
Z1 DXx6 sv_std 3 std 0 22 WnQ=;W1X^o9K1PIQTgInR3
!s100 EgQPMVQIROV_gBB[=52=l1
IfigZL4^MMHKm@A[7E8EBG1
VY8Y;lz5n=i2VMEJ<dc=TC3
S1
Z2 dC:\Users\DES\Documents\GitHub\copy_mem_packet
w1554960799
8C:/Users/DES/Documents/GitHub/copy_mem_packet/memories/copy_packet_to_mem.sv
FC:/Users/DES/Documents/GitHub/copy_mem_packet/memories/copy_packet_to_mem.sv
L0 1
Z3 OV;L;6.5b;42
r1
!s85 0
31
!s101 -O0
Z4 !s102 -nocovercells
Z5 o-work work -sv -nocovercells -O0
vcopy_packet_to_mem_tb
Z6 Mx1 6 sv_std 3 std
R1
IOYm4i^JoIhmi0`bDO]6@_1
VVJo7JeZbLDIGN^>^bIlo>3
S1
R2
w1554959802
8C:/Users/DES/Documents/GitHub/copy_mem_packet/memories/copy_packet_to_mem_tb.v
FC:/Users/DES/Documents/GitHub/copy_mem_packet/memories/copy_packet_to_mem_tb.v
L0 1
R3
r1
31
R4
o-work Micran -sv -nocovercells -O0
!s100 @<<5ADI=1VYa]_1kHNJo=0
!s85 0
!s101 -O0
vfifo
IC^Ie9;OI73TRahFU4UAWI3
VbITIIjXWhl7<IJ18S8<`k1
R2
w1554952015
8C:/Users/DES/Documents/GitHub/copy_mem_packet/memories/fifo.v
FC:/Users/DES/Documents/GitHub/copy_mem_packet/memories/fifo.v
L0 1
R3
r1
31
R4
Z7 o-work Micran -nocovercells -O0
!s100 4Pl1?cIWnInFiG2fb0=cG0
!s85 0
!s101 -O0
vreg_file
I78FljK1_L=O:H_e5C[6Vz0
V9PVhfba6hEV_XT[eN`;X93
R2
w1554754789
8C:/Users/DES/Documents/GitHub/copy_mem_packet/memories/reg_file.v
FC:/Users/DES/Documents/GitHub/copy_mem_packet/memories/reg_file.v
L0 1
R3
r1
31
R4
R7
!s100 fhkVmZ7f^EkS:T5WQmhY@2
!s85 0
!s101 -O0
vsram
R6
R1
IGB7z?PDMFJUKcf>zaAFS60
V=92[=F<^J6`f44D?R:2_G3
S1
R2
w1554933607
8C:/Users/DES/Documents/GitHub/copy_mem_packet/memories/sram.sv
FC:/Users/DES/Documents/GitHub/copy_mem_packet/memories/sram.sv
L0 1
R3
r1
31
R4
R5
!s100 @[S;dl[45W_RZ9T>:LW4<2
!s85 0
!s101 -O0
