
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)

-- Running command `
                    verilog_defines -DUSE_POWER_PINS;
read_verilog -sv -lib /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/3a11153bc9c349f9a0af958cabd5d8e1.bb.v;

                    blackbox;
                    write_verilog -noattr -noexpr -nohex -nodec -defparam -blackboxes /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/3a11153bc9c349f9a0af958cabd5d8e1.bb.v;
                    ' --

1. Executing Verilog-2005 frontend: /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/3a11153bc9c349f9a0af958cabd5d8e1.bb.v
Parsing SystemVerilog input from `/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/3a11153bc9c349f9a0af958cabd5d8e1.bb.v' to AST representation.
verilog frontend filename /home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/tmp/3a11153bc9c349f9a0af958cabd5d8e1.bb.v
Generating RTLIL representation for module `\sg13g2_a21o_1'.
Generating RTLIL representation for module `\sg13g2_a21o_2'.
Generating RTLIL representation for module `\sg13g2_a21oi_1'.
Generating RTLIL representation for module `\sg13g2_a21oi_2'.
Generating RTLIL representation for module `\sg13g2_a221oi_1'.
Generating RTLIL representation for module `\sg13g2_a22oi_1'.
Generating RTLIL representation for module `\sg13g2_and2_1'.
Generating RTLIL representation for module `\sg13g2_and2_2'.
Generating RTLIL representation for module `\sg13g2_and3_1'.
Generating RTLIL representation for module `\sg13g2_and3_2'.
Generating RTLIL representation for module `\sg13g2_and4_1'.
Generating RTLIL representation for module `\sg13g2_and4_2'.
Generating RTLIL representation for module `\sg13g2_antennanp'.
Generating RTLIL representation for module `\sg13g2_buf_1'.
Generating RTLIL representation for module `\sg13g2_buf_16'.
Generating RTLIL representation for module `\sg13g2_buf_2'.
Generating RTLIL representation for module `\sg13g2_buf_4'.
Generating RTLIL representation for module `\sg13g2_buf_8'.
Generating RTLIL representation for module `\sg13g2_decap_4'.
Generating RTLIL representation for module `\sg13g2_decap_8'.
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.
Generating RTLIL representation for module `\sg13g2_dlhq_1'.
Generating RTLIL representation for module `\sg13g2_dlhr_1'.
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.
Generating RTLIL representation for module `\sg13g2_dllr_1'.
Generating RTLIL representation for module `\sg13g2_dllrq_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.
Generating RTLIL representation for module `\sg13g2_ebufn_2'.
Generating RTLIL representation for module `\sg13g2_ebufn_4'.
Generating RTLIL representation for module `\sg13g2_ebufn_8'.
Generating RTLIL representation for module `\sg13g2_einvn_2'.
Generating RTLIL representation for module `\sg13g2_einvn_4'.
Generating RTLIL representation for module `\sg13g2_einvn_8'.
Generating RTLIL representation for module `\sg13g2_fill_1'.
Generating RTLIL representation for module `\sg13g2_fill_2'.
Generating RTLIL representation for module `\sg13g2_fill_4'.
Generating RTLIL representation for module `\sg13g2_fill_8'.
Generating RTLIL representation for module `\sg13g2_inv_1'.
Generating RTLIL representation for module `\sg13g2_inv_16'.
Generating RTLIL representation for module `\sg13g2_inv_2'.
Generating RTLIL representation for module `\sg13g2_inv_4'.
Generating RTLIL representation for module `\sg13g2_inv_8'.
Generating RTLIL representation for module `\sg13g2_lgcp_1'.
Generating RTLIL representation for module `\sg13g2_mux2_1'.
Generating RTLIL representation for module `\sg13g2_mux2_2'.
Generating RTLIL representation for module `\sg13g2_mux4_1'.
Generating RTLIL representation for module `\sg13g2_nand2_1'.
Generating RTLIL representation for module `\sg13g2_nand2_2'.
Generating RTLIL representation for module `\sg13g2_nand2b_1'.
Generating RTLIL representation for module `\sg13g2_nand2b_2'.
Generating RTLIL representation for module `\sg13g2_nand3_1'.
Generating RTLIL representation for module `\sg13g2_nand3b_1'.
Generating RTLIL representation for module `\sg13g2_nand4_1'.
Generating RTLIL representation for module `\sg13g2_nor2_1'.
Generating RTLIL representation for module `\sg13g2_nor2_2'.
Generating RTLIL representation for module `\sg13g2_nor2b_1'.
Generating RTLIL representation for module `\sg13g2_nor2b_2'.
Generating RTLIL representation for module `\sg13g2_nor3_1'.
Generating RTLIL representation for module `\sg13g2_nor3_2'.
Generating RTLIL representation for module `\sg13g2_nor4_1'.
Generating RTLIL representation for module `\sg13g2_nor4_2'.
Generating RTLIL representation for module `\sg13g2_o21ai_1'.
Generating RTLIL representation for module `\sg13g2_or2_1'.
Generating RTLIL representation for module `\sg13g2_or2_2'.
Generating RTLIL representation for module `\sg13g2_or3_1'.
Generating RTLIL representation for module `\sg13g2_or3_2'.
Generating RTLIL representation for module `\sg13g2_or4_1'.
Generating RTLIL representation for module `\sg13g2_or4_2'.
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.
Generating RTLIL representation for module `\sg13g2_sighold'.
Generating RTLIL representation for module `\sg13g2_slgcp_1'.
Generating RTLIL representation for module `\sg13g2_tiehi'.
Generating RTLIL representation for module `\sg13g2_tielo'.
Generating RTLIL representation for module `\sg13g2_xnor2_1'.
Generating RTLIL representation for module `\sg13g2_xor2_1'.
Successfully finished Verilog frontend.

2. Executing Verilog backend.
Dumping module `\sg13g2_a21o_1'.
Dumping module `\sg13g2_a21o_2'.
Dumping module `\sg13g2_a21oi_1'.
Dumping module `\sg13g2_a21oi_2'.
Dumping module `\sg13g2_a221oi_1'.
Dumping module `\sg13g2_a22oi_1'.
Dumping module `\sg13g2_and2_1'.
Dumping module `\sg13g2_and2_2'.
Dumping module `\sg13g2_and3_1'.
Dumping module `\sg13g2_and3_2'.
Dumping module `\sg13g2_and4_1'.
Dumping module `\sg13g2_and4_2'.
Dumping module `\sg13g2_antennanp'.
Dumping module `\sg13g2_buf_1'.
Dumping module `\sg13g2_buf_16'.
Dumping module `\sg13g2_buf_2'.
Dumping module `\sg13g2_buf_4'.
Dumping module `\sg13g2_buf_8'.
Dumping module `\sg13g2_decap_4'.
Dumping module `\sg13g2_decap_8'.
Dumping module `\sg13g2_dfrbp_1'.
Dumping module `\sg13g2_dfrbp_2'.
Dumping module `\sg13g2_dfrbpq_1'.
Dumping module `\sg13g2_dfrbpq_2'.
Dumping module `\sg13g2_dlhq_1'.
Dumping module `\sg13g2_dlhr_1'.
Dumping module `\sg13g2_dlhrq_1'.
Dumping module `\sg13g2_dllr_1'.
Dumping module `\sg13g2_dllrq_1'.
Dumping module `\sg13g2_dlygate4sd1_1'.
Dumping module `\sg13g2_dlygate4sd2_1'.
Dumping module `\sg13g2_dlygate4sd3_1'.
Dumping module `\sg13g2_ebufn_2'.
Dumping module `\sg13g2_ebufn_4'.
Dumping module `\sg13g2_ebufn_8'.
Dumping module `\sg13g2_einvn_2'.
Dumping module `\sg13g2_einvn_4'.
Dumping module `\sg13g2_einvn_8'.
Dumping module `\sg13g2_fill_1'.
Dumping module `\sg13g2_fill_2'.
Dumping module `\sg13g2_fill_4'.
Dumping module `\sg13g2_fill_8'.
Dumping module `\sg13g2_inv_1'.
Dumping module `\sg13g2_inv_16'.
Dumping module `\sg13g2_inv_2'.
Dumping module `\sg13g2_inv_4'.
Dumping module `\sg13g2_inv_8'.
Dumping module `\sg13g2_lgcp_1'.
Dumping module `\sg13g2_mux2_1'.
Dumping module `\sg13g2_mux2_2'.
Dumping module `\sg13g2_mux4_1'.
Dumping module `\sg13g2_nand2_1'.
Dumping module `\sg13g2_nand2_2'.
Dumping module `\sg13g2_nand2b_1'.
Dumping module `\sg13g2_nand2b_2'.
Dumping module `\sg13g2_nand3_1'.
Dumping module `\sg13g2_nand3b_1'.
Dumping module `\sg13g2_nand4_1'.
Dumping module `\sg13g2_nor2_1'.
Dumping module `\sg13g2_nor2_2'.
Dumping module `\sg13g2_nor2b_1'.
Dumping module `\sg13g2_nor2b_2'.
Dumping module `\sg13g2_nor3_1'.
Dumping module `\sg13g2_nor3_2'.
Dumping module `\sg13g2_nor4_1'.
Dumping module `\sg13g2_nor4_2'.
Dumping module `\sg13g2_o21ai_1'.
Dumping module `\sg13g2_or2_1'.
Dumping module `\sg13g2_or2_2'.
Dumping module `\sg13g2_or3_1'.
Dumping module `\sg13g2_or3_2'.
Dumping module `\sg13g2_or4_1'.
Dumping module `\sg13g2_or4_2'.
Dumping module `\sg13g2_sdfbbp_1'.
Dumping module `\sg13g2_sdfrbp_1'.
Dumping module `\sg13g2_sdfrbp_2'.
Dumping module `\sg13g2_sdfrbpq_1'.
Dumping module `\sg13g2_sdfrbpq_2'.
Dumping module `\sg13g2_sighold'.
Dumping module `\sg13g2_slgcp_1'.
Dumping module `\sg13g2_tiehi'.
Dumping module `\sg13g2_tielo'.
Dumping module `\sg13g2_xnor2_1'.
Dumping module `\sg13g2_xor2_1'.

End of script. Logfile hash: a0c0fe505e, CPU: user 0.02s system 0.00s, MEM: 134.85 MB peak
Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 21.1.2 -fPIC -O3)
Time spent: 54% 2x write_verilog (0 sec), 41% 2x read_verilog (0 sec), ...
