#:C0     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   D:\UCR\2019 Spring\CS161L\Lab4\single_cycle
#Date/Time:
#:T   Mon May 06 21:31:28 2019
#------------------------------
	#Reading cs161_processor_map.ncd...
	#Loading device for application Rf_Device from file '3s100e.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
	#   "cs161_processor" is an NCD, version 3.2, device xc3s100e, package tq144, speed -5
	#Design creation date: 2019.05.07.04.31.23
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
