PRJ?= full_adder
TESTBENCH?=$(PRJ)_tb.v
MODULES?=half_adder.v

PATH_TOOLS=../../../tools
include $(PATH_TOOLS)/verilog.mk
