#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x5639b0aa7200 .scope module, "ALU" "ALU" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ALUCode"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "R"
    .port_info 3 /INPUT 1 "Ci"
    .port_info 4 /OUTPUT 1 "Co"
    .port_info 5 /OUTPUT 8 "out"
o0x7f524ab6f018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5639b0a93710_0 .net "A", 7 0, o0x7f524ab6f018;  0 drivers
o0x7f524ab6f048 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5639b0a92400_0 .net "ALUCode", 2 0, o0x7f524ab6f048;  0 drivers
o0x7f524ab6f078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5639b0ac8820_0 .net "Ci", 0 0, o0x7f524ab6f078;  0 drivers
v0x5639b0ac88c0_0 .var "Co", 0 0;
o0x7f524ab6f0d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5639b0ac8980_0 .net "R", 7 0, o0x7f524ab6f0d8;  0 drivers
v0x5639b0ac8ab0_0 .var "out", 7 0;
E_0x5639b0a9e070 .event edge, v0x5639b0a92400_0, v0x5639b0a93710_0, v0x5639b0ac8980_0, v0x5639b0ac8820_0;
S_0x5639b0aa7380 .scope module, "Reg_CY" "Reg_CY" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE"
    .port_info 1 /INPUT 1 "CY_in"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "CY_out"
o0x7f524ab6f258 .functor BUFZ 1, C4<z>; HiZ drive
v0x5639b0ac8c90_0 .net "CE", 0 0, o0x7f524ab6f258;  0 drivers
o0x7f524ab6f288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5639b0ac8d70_0 .net "CY_in", 0 0, o0x7f524ab6f288;  0 drivers
v0x5639b0ac8e30_0 .var "CY_out", 0 0;
o0x7f524ab6f2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5639b0ac8ed0_0 .net "clk", 0 0, o0x7f524ab6f2e8;  0 drivers
E_0x5639b0a9e4e0 .event posedge, v0x5639b0ac8ed0_0;
S_0x5639b0a672c0 .scope module, "RegisterFile_tb" "RegisterFile_tb" 4 6;
 .timescale -9 -12;
v0x5639b0acbaf0_0 .var "Aku_tb", 7 0;
v0x5639b0acbbd0_0 .var "CE", 0 0;
v0x5639b0acbc90_0 .var "RegX_tb", 3 0;
v0x5639b0acbd90_0 .var "clk_tb", 0 0;
v0x5639b0acbe30_0 .var "nReset_tb", 0 0;
v0x5639b0acbed0_0 .net "out_tb", 7 0, v0x5639b0acb910_0;  1 drivers
S_0x5639b0ac9010 .scope module, "RegfisterFile_1" "RegfisterFile" 4 18, 5 6 0, S_0x5639b0a672c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Aku"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "nReset"
    .port_info 3 /INPUT 4 "RegX"
    .port_info 4 /INPUT 1 "RegCE"
    .port_info 5 /OUTPUT 8 "out"
L_0x5639b0acc040 .functor AND 1, L_0x5639b0acbf70, v0x5639b0acbbd0_0, C4<1>, C4<1>;
L_0x5639b0acc1a0 .functor AND 1, L_0x5639b0acc100, v0x5639b0acbbd0_0, C4<1>, C4<1>;
L_0x5639b0acc390 .functor AND 1, L_0x5639b0acc260, v0x5639b0acbbd0_0, C4<1>, C4<1>;
L_0x5639b0acc590 .functor AND 1, L_0x5639b0acc4c0, v0x5639b0acbbd0_0, C4<1>, C4<1>;
v0x5639b0acafd0_0 .net "Aku", 7 0, v0x5639b0acbaf0_0;  1 drivers
v0x5639b0acb0b0 .array "Reg2Mult", 3 0;
v0x5639b0acb0b0_0 .net v0x5639b0acb0b0 0, 7 0, v0x5639b0ac9760_0; 1 drivers
v0x5639b0acb0b0_1 .net v0x5639b0acb0b0 1, 7 0, v0x5639b0ac9e80_0; 1 drivers
v0x5639b0acb0b0_2 .net v0x5639b0acb0b0 2, 7 0, v0x5639b0aca560_0; 1 drivers
v0x5639b0acb0b0_3 .net v0x5639b0acb0b0 3, 7 0, v0x5639b0acace0_0; 1 drivers
v0x5639b0acb200_0 .net "RegCE", 0 0, v0x5639b0acbbd0_0;  1 drivers
v0x5639b0acb2d0_0 .net "RegX", 3 0, v0x5639b0acbc90_0;  1 drivers
v0x5639b0acb370_0 .net *"_s1", 0 0, L_0x5639b0acbf70;  1 drivers
v0x5639b0acb410_0 .net *"_s11", 0 0, L_0x5639b0acc260;  1 drivers
v0x5639b0acb4f0_0 .net *"_s16", 0 0, L_0x5639b0acc4c0;  1 drivers
v0x5639b0acb5d0_0 .net *"_s6", 0 0, L_0x5639b0acc100;  1 drivers
v0x5639b0acb6b0_0 .net "clk", 0 0, v0x5639b0acbd90_0;  1 drivers
v0x5639b0acb7e0_0 .net "nReset", 0 0, v0x5639b0acbe30_0;  1 drivers
v0x5639b0acb910_0 .var "out", 7 0;
E_0x5639b0a659f0/0 .event edge, v0x5639b0acb2d0_0, v0x5639b0ac9760_0, v0x5639b0ac9e80_0, v0x5639b0aca560_0;
E_0x5639b0a659f0/1 .event edge, v0x5639b0acace0_0;
E_0x5639b0a659f0 .event/or E_0x5639b0a659f0/0, E_0x5639b0a659f0/1;
L_0x5639b0acbf70 .part v0x5639b0acbc90_0, 0, 1;
L_0x5639b0acc100 .part v0x5639b0acbc90_0, 1, 1;
L_0x5639b0acc260 .part v0x5639b0acbc90_0, 2, 1;
L_0x5639b0acc4c0 .part v0x5639b0acbc90_0, 3, 1;
S_0x5639b0ac92f0 .scope module, "R0" "DffPIPO_CE" 5 17, 6 1 0, S_0x5639b0ac9010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE"
    .port_info 1 /INPUT 8 "D"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "nReset"
    .port_info 4 /OUTPUT 8 "Q"
v0x5639b0ac95a0_0 .net "CE", 0 0, L_0x5639b0acc040;  1 drivers
v0x5639b0ac9680_0 .net "D", 7 0, v0x5639b0acbaf0_0;  alias, 1 drivers
v0x5639b0ac9760_0 .var "Q", 7 0;
v0x5639b0ac9820_0 .net "clk", 0 0, v0x5639b0acbd90_0;  alias, 1 drivers
v0x5639b0ac98e0_0 .net "nReset", 0 0, v0x5639b0acbe30_0;  alias, 1 drivers
E_0x5639b0a97ca0 .event posedge, v0x5639b0ac9820_0;
S_0x5639b0ac9a90 .scope module, "R1" "DffPIPO_CE" 5 25, 6 1 0, S_0x5639b0ac9010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE"
    .port_info 1 /INPUT 8 "D"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "nReset"
    .port_info 4 /OUTPUT 8 "Q"
v0x5639b0ac9d00_0 .net "CE", 0 0, L_0x5639b0acc1a0;  1 drivers
v0x5639b0ac9dc0_0 .net "D", 7 0, v0x5639b0acbaf0_0;  alias, 1 drivers
v0x5639b0ac9e80_0 .var "Q", 7 0;
v0x5639b0ac9f20_0 .net "clk", 0 0, v0x5639b0acbd90_0;  alias, 1 drivers
v0x5639b0ac9fc0_0 .net "nReset", 0 0, v0x5639b0acbe30_0;  alias, 1 drivers
S_0x5639b0aca110 .scope module, "R2" "DffPIPO_CE" 5 33, 6 1 0, S_0x5639b0ac9010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE"
    .port_info 1 /INPUT 8 "D"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "nReset"
    .port_info 4 /OUTPUT 8 "Q"
v0x5639b0aca390_0 .net "CE", 0 0, L_0x5639b0acc390;  1 drivers
v0x5639b0aca450_0 .net "D", 7 0, v0x5639b0acbaf0_0;  alias, 1 drivers
v0x5639b0aca560_0 .var "Q", 7 0;
v0x5639b0aca620_0 .net "clk", 0 0, v0x5639b0acbd90_0;  alias, 1 drivers
v0x5639b0aca710_0 .net "nReset", 0 0, v0x5639b0acbe30_0;  alias, 1 drivers
S_0x5639b0aca8f0 .scope module, "R3" "DffPIPO_CE" 5 41, 6 1 0, S_0x5639b0ac9010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE"
    .port_info 1 /INPUT 8 "D"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "nReset"
    .port_info 4 /OUTPUT 8 "Q"
v0x5639b0acab40_0 .net "CE", 0 0, L_0x5639b0acc590;  1 drivers
v0x5639b0acac20_0 .net "D", 7 0, v0x5639b0acbaf0_0;  alias, 1 drivers
v0x5639b0acace0_0 .var "Q", 7 0;
v0x5639b0acada0_0 .net "clk", 0 0, v0x5639b0acbd90_0;  alias, 1 drivers
v0x5639b0acae40_0 .net "nReset", 0 0, v0x5639b0acbe30_0;  alias, 1 drivers
    .scope S_0x5639b0aa7200;
T_0 ;
    %wait E_0x5639b0a9e070;
    %load/vec4 v0x5639b0a92400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x5639b0a93710_0;
    %pad/u 9;
    %load/vec4 v0x5639b0ac8980_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x5639b0ac8820_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x5639b0ac8ab0_0, 0, 8;
    %store/vec4 v0x5639b0ac88c0_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x5639b0a93710_0;
    %pad/u 9;
    %load/vec4 v0x5639b0ac8980_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x5639b0ac8820_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x5639b0ac8ab0_0, 0, 8;
    %store/vec4 v0x5639b0ac88c0_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5639b0a93710_0;
    %load/vec4 v0x5639b0ac8980_0;
    %and;
    %store/vec4 v0x5639b0ac8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639b0ac88c0_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5639b0a93710_0;
    %load/vec4 v0x5639b0ac8980_0;
    %or;
    %store/vec4 v0x5639b0ac8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639b0ac88c0_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5639b0a93710_0;
    %load/vec4 v0x5639b0ac8980_0;
    %xor;
    %store/vec4 v0x5639b0ac8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639b0ac88c0_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5639b0a93710_0;
    %inv;
    %store/vec4 v0x5639b0ac8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639b0ac88c0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5639b0ac8980_0;
    %store/vec4 v0x5639b0ac8ab0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639b0ac88c0_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5639b0aa7380;
T_1 ;
    %wait E_0x5639b0a9e4e0;
    %load/vec4 v0x5639b0ac8c90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5639b0ac8d70_0;
    %assign/vec4 v0x5639b0ac8e30_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5639b0ac92f0;
T_2 ;
    %wait E_0x5639b0a97ca0;
    %load/vec4 v0x5639b0ac98e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5639b0ac95a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5639b0ac9680_0;
    %assign/vec4 v0x5639b0ac9760_0, 0;
T_2.2 ;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5639b0ac9760_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5639b0ac9a90;
T_3 ;
    %wait E_0x5639b0a97ca0;
    %load/vec4 v0x5639b0ac9fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5639b0ac9d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5639b0ac9dc0_0;
    %assign/vec4 v0x5639b0ac9e80_0, 0;
T_3.2 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5639b0ac9e80_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5639b0aca110;
T_4 ;
    %wait E_0x5639b0a97ca0;
    %load/vec4 v0x5639b0aca710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5639b0aca390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5639b0aca450_0;
    %assign/vec4 v0x5639b0aca560_0, 0;
T_4.2 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5639b0aca560_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5639b0aca8f0;
T_5 ;
    %wait E_0x5639b0a97ca0;
    %load/vec4 v0x5639b0acae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5639b0acab40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5639b0acac20_0;
    %assign/vec4 v0x5639b0acace0_0, 0;
T_5.2 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5639b0acace0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5639b0ac9010;
T_6 ;
    %wait E_0x5639b0a659f0;
    %load/vec4 v0x5639b0acb2d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5639b0acb910_0, 0, 8;
    %jmp T_6.5;
T_6.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5639b0acb0b0, 4;
    %store/vec4 v0x5639b0acb910_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5639b0acb0b0, 4;
    %store/vec4 v0x5639b0acb910_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5639b0acb0b0, 4;
    %store/vec4 v0x5639b0acb910_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5639b0acb0b0, 4;
    %store/vec4 v0x5639b0acb910_0, 0, 8;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5639b0a672c0;
T_7 ;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5639b0acbd90_0;
    %inv;
    %store/vec4 v0x5639b0acbd90_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x5639b0a672c0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639b0acbd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5639b0acbe30_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639b0acbe30_0, 0, 1;
    %delay 60000, 0;
    %vpi_call/w 4 40 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5639b0a672c0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5639b0acbbd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5639b0acbc90_0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5639b0acbaf0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5639b0acbc90_0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5639b0acbaf0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5639b0acbc90_0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5639b0acbaf0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5639b0acbc90_0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5639b0acbaf0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5639b0acbc90_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x5639b0a672c0;
T_10 ;
    %vpi_call/w 4 54 "$dumpfile", "RegisterFile_tb.vcd" {0 0 0};
    %vpi_call/w 4 55 "$dumpvars" {0 0 0};
    %vpi_call/w 4 56 "$dumpon" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./ALU.sv";
    "./Regs.sv";
    "RegisterFile_tb.sv";
    "./RegisterFile.sv";
    "./DffPIPO_CE.sv";
