Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:05:37 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          1.08
  Critical Path Slack:          -1.08
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -42.69
  No. of Violating Paths:       42.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                995
  Buf/Inv Cell Count:             174
  Buf Cell Count:                  22
  Inv Cell Count:                 152
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       995
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      968.240004
  Noncombinational Area:     0.000000
  Buf/Inv Area:             99.218000
  Total Buffer Area:            18.09
  Total Inverter Area:          81.13
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               968.240004
  Design Area:             968.240004


  Design Rules
  -----------------------------------
  Total Number of Nets:          1035
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.35
  Logic Optimization:                 20.38
  Mapping Optimization:               18.95
  -----------------------------------------
  Overall Compile Time:               42.98
  Overall Compile Wall Clock Time:    44.16

  --------------------------------------------------------------------

  Design  WNS: 1.08  TNS: 42.69  Number of Violating Paths: 42


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
