
---------- Begin Simulation Statistics ----------
simSeconds                                   0.012638                       # Number of seconds simulated (Second)
simTicks                                  12638423196                       # Number of ticks simulated (Tick)
finalTick                                 12638423196                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   6942.34                       # Real time elapsed on the host (Second)
hostTickRate                                  1820485                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1144988                       # Number of bytes of host memory used (Byte)
simInsts                                    206060459                       # Number of instructions simulated (Count)
simOps                                      388412458                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    29682                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      55948                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        31163092                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.609955                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.639466                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      102199927                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   51701                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     103284510                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                343958                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             7096240                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         17586692                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved               1658                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           31033033                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              3.328212                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.050088                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  3221047     10.38%     10.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  3080875      9.93%     20.31% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  5203152     16.77%     37.07% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  5366687     17.29%     54.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  4706814     15.17%     69.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  4498872     14.50%     84.03% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  3041899      9.80%     93.83% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1185236      3.82%     97.65% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   728451      2.35%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             31033033                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 422156     37.64%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     1      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     37.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     1      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     37.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                364445     32.50%     70.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               235440     20.99%     91.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            45526      4.06%     95.20% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           53847      4.80%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       735738      0.71%      0.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     78257700     75.77%     76.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult        96501      0.09%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv       620977      0.60%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd       207422      0.20%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            8      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        57652      0.06%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     77.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        32834      0.03%     77.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       148204      0.14%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd        11916      0.01%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt        12288      0.01%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     15530856     15.04%     92.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      7066365      6.84%     99.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead       226677      0.22%     99.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       279372      0.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     103284510                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        3.314322                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1121416                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.010858                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               236874302                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              108392216                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       97407171                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                  2193119                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  960044                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          947240                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  102524299                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     1145889                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                   360462                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            713                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         130059                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                    11824743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      12331081                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      7011773                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       686765                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       376811                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            9      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return       558185      4.64%      4.64% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect       554648      4.61%      9.25% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect         9728      0.08%      9.33% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      9716060     80.75%     90.08% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      1072787      8.92%     99.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond       120625      1.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      12032042                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            9      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return        11132      0.94%      0.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect        17217      1.46%      2.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          101      0.01%      2.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      1113667     94.44%     96.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond        25742      2.18%     99.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond        11372      0.96%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total      1179240                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            2      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect         1629      1.13%      1.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           62      0.04%      1.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond       128356     89.13%     90.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond         5668      3.94%     94.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     94.24% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond         8300      5.76%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total       144017                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return       547053      5.04%      5.04% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect       537431      4.95%      9.99% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect         9627      0.09%     10.08% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      8602388     79.26%     89.35% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      1047043      9.65%     98.99% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.99% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond       109253      1.01%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     10852795                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect         1425      1.00%      1.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           61      0.04%      1.04% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond       127668     89.34%     90.38% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond         5446      3.81%     94.19% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.19% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond         8299      5.81%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total       142899                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget      5745393     47.75%     47.75% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      5599067     46.53%     94.29% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS       558185      4.64%     98.92% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect       129397      1.08%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     12032042                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch        67780     52.07%     52.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return        54195     41.63%     93.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            2      0.00%     93.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect         8199      6.30%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total       130176                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          9716069                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      3997718                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect           144017                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss         11573                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted        77022                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted        66995                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups            12032042                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates               68658                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                7537972                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.626491                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted          12198                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups         130353                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits            129397                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             956                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            9      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return       558185      4.64%      4.64% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect       554648      4.61%      9.25% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect         9728      0.08%      9.33% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      9716060     80.75%     90.08% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      1072787      8.92%     99.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond       120625      1.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     12032042                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            9      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return       521293     11.60%     11.60% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         1736      0.04%     11.64% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect         9728      0.22%     11.85% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond      3834481     85.32%     97.18% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond         6198      0.14%     97.32% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     97.32% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond       120625      2.68%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total      4494070                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect         1629      2.37%      2.37% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      2.37% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond        61361     89.37%     91.74% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond         5668      8.26%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total        68658                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect         1629      2.37%      2.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond        61361     89.37%     91.74% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond         5668      8.26%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total        68658                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups       130353                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits       129397                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses          956                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords         8362                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords       138715                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used       181711                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct       181435                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong          276                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes              575508                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                575503                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes             28450                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                547053                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct             547053                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct      5218564                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong      3383824                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect      2207338                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect        33492                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect          832                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect      6047128                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong        31102                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong        24895                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong           52                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong         1306                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit         3969                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit        21109                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2       137172                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6       681823                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9       190072                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10       207806                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11        53913                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12        47507                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13       157738                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14       134533                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15        74255                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16        53321                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17        46894                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18        62709                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19        45253                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20        18082                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21        42704                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22        34136                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24        38470                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26        44908                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28        52447                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32        98874                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36        74210                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0       354723                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2       537168                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6       362294                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9       172236                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10       161082                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11        88475                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12        52689                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13        53365                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14        59876                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15        55242                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16        14831                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17        34601                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18        44911                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19        21015                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20         6044                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21        28438                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22        18435                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24        46218                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26        38864                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28        80389                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32        65931                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts        7088755                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          50043                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           137056                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     30076918                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     3.163734                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.821606                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        6098019     20.27%     20.27% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        5059337     16.82%     37.10% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        3845256     12.78%     49.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        4977979     16.55%     66.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1526398      5.07%     71.51% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        1329613      4.42%     75.93% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        1143211      3.80%     79.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         918191      3.05%     82.78% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5178914     17.22%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     30076918                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      33362                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls               547058                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       712731      0.75%      0.75% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     75111678     78.94%     79.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult        96112      0.10%     79.79% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv       582469      0.61%     80.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd       204512      0.21%     80.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            8      0.00%     80.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.61% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        57580      0.06%     80.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     80.67% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        32826      0.03%     80.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       148093      0.16%     80.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     80.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     80.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     80.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     80.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd        11916      0.01%     80.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.88% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt        12288      0.01%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     80.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     11305312     11.88%     92.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      6475749      6.81%     99.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       159806      0.17%     99.74% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       244278      0.26%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     95155358                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5178914                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.memoryViolations              4360                       # Number of memory violations (Cycle)
system.cpu0.commit.stalledBranchMispredicts        12532                       # Number of delayed branch squashes (Cycle)
system.cpu0.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu0.commit.regTaints                    12366                       # [TPT] Number of r-taint primitives (Count)
system.cpu0.commit.memTaints                  1127974                       # [TPT] Number of m-taint primitives (Count)
system.cpu0.commit.xmitTaints                      30                       # [TPT] Number of x-taint primitives (Count)
system.cpu0.commitStats0.numInsts            51090824                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps              95155358                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP      51090824                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP        95155358                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.609955                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.639466                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          18185145                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts            941402                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts         93848631                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        11465118                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts        6720027                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       712731      0.75%      0.75% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     75111678     78.94%     79.68% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult        96112      0.10%     79.79% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv       582469      0.61%     80.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd       204512      0.21%     80.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     80.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     80.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     80.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     80.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     80.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            8      0.00%     80.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.61% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu        57580      0.06%     80.67% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     80.67% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt        32826      0.03%     80.71% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc       148093      0.16%     80.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     80.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     80.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     80.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd        11916      0.01%     80.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.88% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt        12288      0.01%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     80.89% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     11305312     11.88%     92.77% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      6475749      6.81%     99.58% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       159806      0.17%     99.74% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite       244278      0.26%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total     95155358                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     10852795                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     10186862                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       665933                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      8602388                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      2250407                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       547058                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       547053                       # Class of control type instructions committed (Count)
system.cpu0.decltab0.hits                    10532419                       # [TPE] Number of decltab hits (Unspecified)
system.cpu0.decltab0.misses                     10292                       # [TPE] Number of decltab misses (Unspecified)
system.cpu0.decltab0.averagePubBytes            14466                       # [TPE] Average public bytes (Unspecified)
system.cpu0.decltab0.averageBytes               14474                       # [TPE] Average total bytes (Unspecified)
system.cpu0.decltab0.averageSamples               310                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu0.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu0.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu0.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu0.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu0.decltab1.averageSamples               310                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu0.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu0.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu0.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu0.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu0.decltab2.averageSamples               310                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu0.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu0.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu0.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu0.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu0.decltab3.averageSamples               310                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu0.decode.idleCycles                 8949100                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              1240829                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 20542400                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               159038                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                141666                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5516565                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 7728                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             103834071                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                42505                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts           98439550                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        11052592                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       11736301                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       6788317                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           3.158851                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      54346377                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     52960535                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads        874606                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites       664971                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads    111217808                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     72019007                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         18524618                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     40483366                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           6286649                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     22305774                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 297932                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 342                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         2250                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.cacheLines                  8444347                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                29906                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          31033033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             3.375009                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.683621                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                10015503     32.27%     32.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1430441      4.61%     36.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1257390      4.05%     40.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1530468      4.93%     45.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1261528      4.07%     49.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 2072185      6.68%     56.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                13465518     43.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            31033033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts             55546403                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.782442                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          12032042                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.386099                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles      8575701                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   141666                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    829186                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   13061                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             102251628                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                6923                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                12331081                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                7011773                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                17237                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                      105                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   12871                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          4399                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         80226                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        79377                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              159603                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                98409831                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               98354411                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 69266952                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                122266006                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       3.156118                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.566527                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                    1155054                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu0.lsq0.squashedLoads                 865963                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 468                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               4399                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                291745                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                8194                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          11465118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             4.671261                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            5.157046                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              10628317     92.70%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              749175      6.53%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               25288      0.22%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39               12276      0.11%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                9639      0.08%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               39253      0.34%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                 144      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  68      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  87      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               159      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                 5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                 2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                 9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                23      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                91      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                86      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                57      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                37      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                49      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                60      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows             162      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1490                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            11465118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               11740406                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                6788709                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      318                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      969                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                8444731                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      652                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             14                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 496639423.714286                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 856539964.819055                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       638274                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value   1999569598                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            7                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   9161947230                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   3476475966                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                141666                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 9081011                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 846912                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2519                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 20528383                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles               432542                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             103415889                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   41                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                  1917                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents                 26628                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents         356100                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          172491896                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  343625329                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               121140050                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   877604                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            156633814                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                15858034                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     46                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 46                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                   583546                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       127138971                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      205444442                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                51090824                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  95155358                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  166                       # Number of system calls (Count)
system.cpu1.numCycles                         5031599                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.486916                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              2.053743                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       19559560                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                      39                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      22284438                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  1294                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               12379                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            22934                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 24                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            5024872                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              4.434827                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.192066                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                    94963      1.89%      1.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   376354      7.49%      9.38% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   611106     12.16%     21.54% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   810522     16.13%     37.67% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   719142     14.31%     51.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   760765     15.14%     67.12% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   618225     12.30%     79.43% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   405797      8.08%     87.50% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   627998     12.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              5024872                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  53286      4.29%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      4.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                 38117      3.07%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt             5289      0.43%      7.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      7.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      7.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult            2651      0.21%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%      7.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                314713     25.33%     33.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               265595     21.37%     54.70% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           465043     37.43%     92.12% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           97881      7.88%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       328046      1.47%      1.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      8030160     36.03%     37.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            1      0.00%     37.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            7      0.00%     37.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       956303      4.29%     41.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     41.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     41.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     41.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     41.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     41.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     41.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     41.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     41.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     41.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu      1310615      5.88%     47.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     47.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     47.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc       354905      1.59%     49.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     49.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     49.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     49.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     49.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     49.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1119017      5.02%     54.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp        54600      0.25%     54.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt      1173944      5.27%     59.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv       109202      0.49%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1829138      8.21%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt        27300      0.12%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     68.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1267861      5.69%     74.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       551030      2.47%     76.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      4139991     18.58%     95.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1032318      4.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      22284438                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        4.428898                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1242575                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.055760                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                23770179                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                8368357                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        8358822                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 27067438                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                11203656                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        11193913                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    9358608                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    13840359                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                      312                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                             57                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           6727                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    23255019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads       3141885                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1120497                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       325793                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       196216                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return       136614     19.61%     19.61% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect       136639     19.61%     39.21% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            5      0.00%     39.22% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond       382662     54.92%     94.13% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond        40891      5.87%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total        696813                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            2      0.31%      0.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return          102     15.74%     16.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          128     19.75%     35.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            3      0.46%     36.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond          328     50.62%     86.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond           85     13.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total          648                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           19     20.00%     20.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            2      2.11%     22.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond           62     65.26%     87.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           12     12.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total           95                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return       136512     19.61%     19.61% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect       136511     19.61%     39.22% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            2      0.00%     39.22% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond       382334     54.92%     94.14% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond        40806      5.86%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total       696165                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           13     16.05%     16.05% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            2      2.47%     18.52% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond           62     76.54%     95.06% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond            4      4.94%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total           81                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget       286917     41.18%     41.18% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB       273283     39.22%     80.39% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS       136613     19.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total       696813                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch           68     71.58%     71.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return           27     28.42%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total           95                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted           382664                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken        95794                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect               95                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss            31                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted           68                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted           27                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups              696813                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                  66                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 286882                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.411706                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted             48                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups              5                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses               5                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return       136614     19.61%     19.61% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect       136639     19.61%     39.21% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            5      0.00%     39.22% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond       382662     54.92%     94.13% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond        40891      5.87%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total       696813                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return       136614     33.33%     33.33% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect           24      0.01%     33.33% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            5      0.00%     33.33% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond       273269     66.66%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           17      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total       409931                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           19     28.79%     28.79% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%     28.79% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond           35     53.03%     81.82% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           12     18.18%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total           66                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           19     28.79%     28.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%     28.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond           35     53.03%     81.82% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           12     18.18%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total           66                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords            7                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used        25938                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct        25938                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes              136746                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                136745                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes               233                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct       286621                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong        95713                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect        40542                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect           57                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect       315732                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong           24                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong           13                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong           23                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit            1                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit            7                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6        12814                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9           59                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10          124                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13          253                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14           11                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15          169                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16          522                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17           86                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18         1853                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19          389                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20          541                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21          318                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22         2511                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24         3318                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26         7883                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28         6224                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32         1564                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36         1997                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0        12804                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2           10                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6          176                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9          267                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10            4                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11           26                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12          510                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13           67                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14          119                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15         1225                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16         1068                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17          318                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18         3084                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19          204                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20          681                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22         8761                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24         7753                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26         1001                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28         1355                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32         1203                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts          12198                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              104                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      5023209                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     3.891381                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     3.160945                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0         919791     18.31%     18.31% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         732021     14.57%     32.88% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         439929      8.76%     41.64% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         760430     15.14%     56.78% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         245788      4.89%     61.67% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5          91038      1.81%     63.49% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          95759      1.91%     65.39% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         266469      5.30%     70.70% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1471984     29.30%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      5023209                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       327721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      8026339     41.06%     42.74% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            1      0.00%     42.74% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            7      0.00%     42.74% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       955500      4.89%     47.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc       354900      1.82%     56.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1119000      5.72%     61.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt      1173900      6.01%     68.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.71% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       682787      3.49%     81.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       436961      2.24%     83.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     19547220                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1471984                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.memoryViolations                33                       # Number of memory violations (Cycle)
system.cpu1.commit.stalledBranchMispredicts           40                       # Number of delayed branch squashes (Cycle)
system.cpu1.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu1.commit.regTaints                   600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu1.commit.memTaints                   478204                       # [TPT] Number of m-taint primitives (Count)
system.cpu1.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu1.commitStats0.numInsts            10333609                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              19547220                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP      10333609                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP        19547220                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.486916                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 2.053743                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs           4259250                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts          11192404                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         11439584                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         3139787                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        1119463                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass       327721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      8026339     41.06%     42.74% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            1      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            7      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd       955500      4.89%     47.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc       354900      1.82%     56.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd      1119000      5.72%     61.87% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt      1173900      6.01%     68.15% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       682787      3.49%     81.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       436961      2.24%     83.94% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     19547220                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       696165                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       559651                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       313831                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu1.decltab0.hits                     2020116                       # [TPE] Number of decltab hits (Unspecified)
system.cpu1.decltab0.misses                     90324                       # [TPE] Number of decltab misses (Unspecified)
system.cpu1.decltab0.averagePubBytes             2665                       # [TPE] Average public bytes (Unspecified)
system.cpu1.decltab0.averageBytes                2729                       # [TPE] Average total bytes (Unspecified)
system.cpu1.decltab0.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu1.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu1.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu1.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu1.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu1.decltab1.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu1.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu1.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu1.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu1.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu1.decltab2.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu1.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu1.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu1.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu1.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu1.decltab3.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu1.decode.idleCycles                  884994                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles               485867                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  3387124                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               266741                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   146                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              273311                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   31                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              19560313                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  134                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts           19607420                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches          696369                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts        3194701                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       1119592                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           3.896857                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads       2130330                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites      3058788                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads      17771863                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites     10293029                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads     10295447                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      6733446                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          4314293                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads      7414346                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches            409896                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      3873428                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    354                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          323                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1147620                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           5024872                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             3.892831                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.631226                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 1222839     24.34%     24.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  373338      7.43%     31.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   54722      1.09%     32.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  259609      5.17%     38.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                   72837      1.45%     39.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  241141      4.80%     44.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2800386     55.73%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             5024872                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts             10340707                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            2.055153                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            696813                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.138487                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles      1150902                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      146                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                     20548                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                     270                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              19559599                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3141885                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1120497                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   13                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      234                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            36                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect            27                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 111                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                19552852                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               19552735                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 15441513                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 26393505                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       3.885988                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.585050                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                     453850                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu1.lsq0.squashedLoads                   2098                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 36                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                  1034                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads               54557                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            39.806608                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           29.882769                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                962396     30.65%     30.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              100859      3.21%     33.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              177628      5.66%     39.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              218450      6.96%     46.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              342429     10.91%     57.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59              295849      9.42%     66.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69              448706     14.29%     81.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79              256584      8.17%     89.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89              262793      8.37%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               72343      2.30%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               467      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               691      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               120      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                43      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                48      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                56      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                22      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                42      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              67      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                3194701                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1119592                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       20                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1147668                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       62                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   146                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1011350                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                  80764                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3527470                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               405142                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              19560040                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                323638                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.renamedOperands           21814703                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   46757377                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                10247053                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 17779018                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             21800543                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   14160                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  1077421                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        23110539                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       39120512                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                10333609                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  19547220                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                        8693635                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             0.841395                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             1.188503                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      19549517                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                     53                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     19787480                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                  160                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined               5550                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined           10788                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                38                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples           8693489                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             2.276126                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.343917                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                  729442      8.39%      8.39% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 1901567     21.87%     30.26% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 2485657     28.59%     58.86% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                 1980099     22.78%     81.63% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                 1107145     12.74%     94.37% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  414280      4.77%     99.13% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                   52862      0.61%     99.74% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                   22346      0.26%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                      91      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total             8693489                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                     5      0.02%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    8      0.03%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               1      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                   60      0.22%      0.27% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                  11      0.04%      0.31% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead             107      0.39%      0.70% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          27274     99.30%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass       327809      1.66%      1.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu      8025250     40.56%     42.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult            1      0.00%     42.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv            7      0.00%     42.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       956207      4.83%     47.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     47.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     47.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     47.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     47.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     47.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     47.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     47.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu      1310422      6.62%     53.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     53.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     53.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc       354903      1.79%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd      1118201      5.65%     61.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     61.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt      1173904      5.93%     67.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv       109200      0.55%     67.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult      1829102      9.24%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     77.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       683040      3.45%     80.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       437071      2.21%     82.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      2573686     13.01%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       806777      4.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     19787480                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       2.276088                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             27466                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.001388                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               25403391                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites               8357487                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses       8354301                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                22892684                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites               11197642                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses       11191689                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                   8027121                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                   11460016                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                     799                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                           146                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                   17122660                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads      3141460                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores      1119633                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads         6218                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        28926                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return       136855     19.64%     19.64% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect       136558     19.60%     39.24% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect            6      0.00%     39.24% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond       382764     54.94%     94.18% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond        40558      5.82%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total       696743                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch            2      0.20%      0.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return          343     35.07%     35.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect           47      4.81%     40.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect            4      0.41%     40.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond          430     43.97%     84.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond          152     15.54%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total          978                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect           21      5.59%      5.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            2      0.53%      6.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond          342     90.96%     97.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond           11      2.93%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total          376                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return       136512     19.62%     19.62% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect       136511     19.62%     39.24% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            2      0.00%     39.24% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond       382334     54.95%     94.19% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond        40406      5.81%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total       695765                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect           12      3.36%      3.36% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            2      0.56%      3.92% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond          342     95.80%     99.72% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond            1      0.28%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total          357                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget       286301     41.09%     41.09% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB       273588     39.27%     80.36% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS       136854     19.64%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total       696743                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch          163     43.35%     43.35% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return          213     56.65%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total          376                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted          382766                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken        96518                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect             376                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss           32                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted          163                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted          213                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups             696743                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates                161                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                286694                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.411477                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted            49                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups             6                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses              6                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return       136855     19.64%     19.64% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect       136558     19.60%     39.24% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect            6      0.00%     39.24% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond       382764     54.94%     94.18% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond        40558      5.82%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total       696743                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return       136855     33.38%     33.38% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect           28      0.01%     33.38% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect            6      0.00%     33.38% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond       273140     66.61%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond           18      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total       410049                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect           21     13.04%     13.04% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%     13.04% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond          129     80.12%     93.17% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond           11      6.83%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total          161                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect           21     13.04%     13.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond          129     80.12%     93.17% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond           11      6.83%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total          161                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used        25935                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct        25935                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes             136907                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops               136906                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes              394                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used               136512                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct            136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct       286221                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong        96113                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect        27521                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect           46                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect       328490                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong          311                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong            8                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong           22                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit           99                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit            3                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6            9                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9           19                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10          133                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11          122                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13          399                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14           66                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15          547                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17          443                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19         1221                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20         1191                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21           11                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24         2096                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26        11616                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28           79                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32         8353                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36         1581                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2            9                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6          152                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9            1                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10          137                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11          996                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13          443                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15         1221                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17         1203                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19         1354                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20          742                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24        11696                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26         8645                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28            4                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32         1283                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.commitSquashedInsts          5449                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             377                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples      8692560                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     2.248362                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.875175                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0       1490866     17.15%     17.15% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       2260000     26.00%     43.15% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2       1422022     16.36%     59.51% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3       1728581     19.89%     79.40% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        778829      8.96%     88.35% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        451801      5.20%     93.55% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6        216515      2.49%     96.04% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7        170746      1.96%     98.01% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        173200      1.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total      8692560                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls              136513                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass       327721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu      8023939     41.06%     42.73% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult            1      0.00%     42.73% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv            7      0.00%     42.73% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       955500      4.89%     47.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     47.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     47.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     47.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     47.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     47.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     47.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     47.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.62% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc       354900      1.82%     56.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     56.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     56.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     56.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     56.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd      1118200      5.72%     61.86% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.86% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.14% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt      1173900      6.01%     68.15% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.71% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       682787      3.49%     81.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       436961      2.24%     83.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     19544020                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       173200                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.memoryViolations                7                       # Number of memory violations (Cycle)
system.cpu10.commit.stalledBranchMispredicts           18                       # Number of delayed branch squashes (Cycle)
system.cpu10.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu10.commit.regTaints                  600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu10.commit.memTaints                  164455                       # [TPT] Number of m-taint primitives (Count)
system.cpu10.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu10.commitStats0.numInsts           10332409                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps             19544020                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP     10332409                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP       19544020                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                0.841395                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                1.188503                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs          4259250                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts         11190804                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts        11437984                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts        3139787                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts       1119463                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass       327721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu      8023939     41.06%     42.73% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            1      0.00%     42.73% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            7      0.00%     42.73% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd       955500      4.89%     47.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     47.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0      0.00%     47.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     47.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     47.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     47.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0      0.00%     47.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.62% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc       354900      1.82%     56.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     56.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0      0.00%     56.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     56.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd      1118200      5.72%     61.86% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.86% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.14% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt      1173900      6.01%     68.15% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.71% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead       682787      3.49%     81.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite       436961      2.24%     83.94% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total     19544020                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl       695765                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl       559251                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl       313431                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu10.decltab0.hits                    2333379                       # [TPE] Number of decltab hits (Unspecified)
system.cpu10.decltab0.misses                   163991                       # [TPE] Number of decltab misses (Unspecified)
system.cpu10.decltab0.averagePubBytes            2610                       # [TPE] Average public bytes (Unspecified)
system.cpu10.decltab0.averageBytes               2662                       # [TPE] Average total bytes (Unspecified)
system.cpu10.decltab0.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu10.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu10.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu10.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu10.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu10.decltab1.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu10.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu10.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu10.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu10.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu10.decltab2.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu10.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu10.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu10.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu10.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu10.decltab3.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu10.decode.idleCycles                1088771                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles             4345317                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                    1153                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles             3257857                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  391                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved             273281                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  33                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             19552976                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                  66                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts          19574102                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches         695822                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts       3167911                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts      1119528                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          2.251544                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads      2130290                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites      3058633                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads     17767120                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites     10290784                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads     10266617                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites      6729741                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs         4287439                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads      7385059                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches           410442                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                     7542364                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                   846                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.tlbCycles                        1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu10.fetch.miscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles          294                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                 1148568                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                 133                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples          8693489                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            2.250330                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.625419                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                4442787     51.10%     51.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 425945      4.90%     56.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 378874      4.36%     60.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 411289      4.73%     65.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 369445      4.25%     69.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                 323011      3.72%     73.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                2342138     26.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total            8693489                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts            10342016                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           1.189608                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches           696743                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.080144                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles      1150372                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     391                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                      538                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             19549570                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                 14                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                3141460                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts               1119633                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  18                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          213                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          168                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                381                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               19546048                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              19545990                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                12700884                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                18864433                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      2.248310                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.673271                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                       527                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu10.lsq0.squashedLoads                  1673                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 9                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  170                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads              27317                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean            3.148654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev           1.550940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              3118005     99.31%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19              21335      0.68%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                127      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 94      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                 44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                 21      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109                9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139               10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149               10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249               10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259                7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269               10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279                9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows              5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value            486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               3167911                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses               1119528                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                      56                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       7                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               1148610                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      64                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  391                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                2175164                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles                  1107                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 2172606                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles             4344221                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             19551381                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents                  54                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.renamedOperands          21806483                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  46738295                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               10242745                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                17771051                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            21797743                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                   8740                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 8689199                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       28068751                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      39099868                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               10332409                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 19544020                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                        8704194                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             0.842661                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             1.186716                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      19574406                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                     44                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     19818383                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                   92                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined               3230                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined            4709                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                29                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples           8704035                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             2.276919                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.352396                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                  762757      8.76%      8.76% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                 1941314     22.30%     31.07% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 2329340     26.76%     57.83% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                 2008873     23.08%     80.91% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                 1209787     13.90%     94.81% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  373727      4.29%     99.10% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                   63741      0.73%     99.83% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                   14427      0.17%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                      69      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total             8704035                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                     5      0.02%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                   17      0.07%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               2      0.01%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                   52      0.21%      0.30% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                   6      0.02%      0.32% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            2854     11.25%     11.58% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          22428     88.42%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass       330278      1.67%      1.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu      8105427     40.90%     42.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult            1      0.00%     42.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv            7      0.00%     42.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       946242      4.77%     47.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     47.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     47.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     47.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     47.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     47.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     47.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     47.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu      1305620      6.59%     53.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     53.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     53.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc       350104      1.77%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     55.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd      1110601      5.60%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     61.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt      1166704      5.89%     67.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv       109200      0.55%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult      1809907      9.13%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       696005      3.51%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       446672      2.25%     83.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      2551208     12.87%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite       808507      4.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     19818383                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       2.276877                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             25364                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.001280                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               25615661                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites               8454364                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses       8451834                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                22750596                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites               11123332                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses       11120805                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                   8125542                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                   11387927                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                     333                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.timesIdled                            18                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                           159                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                   17125738                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads      3128293                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores      1129209                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads         6156                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        24562                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return       141406     19.64%     19.64% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect       141377     19.64%     39.28% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect            5      0.00%     39.28% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond       394543     54.80%     94.07% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond        42666      5.93%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total       719999                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch            2      0.46%      0.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return           94     21.66%     22.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect           66     15.21%     37.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect            3      0.69%     38.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond          209     48.16%     86.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond           60     13.82%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total          434                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect           23     10.70%     10.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect            2      0.93%     11.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond          179     83.26%     94.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond           11      5.12%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total          215                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return       141312     19.64%     19.64% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect       141311     19.64%     39.28% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect            2      0.00%     39.28% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond       394334     54.80%     94.08% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond        42606      5.92%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total       719565                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect           13      6.70%      6.70% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect            2      1.03%      7.73% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond          178     91.75%     99.48% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond            1      0.52%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total          194                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget       291115     40.43%     40.43% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB       287479     39.93%     80.36% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS       141405     19.64%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total       719999                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch          179     83.26%     83.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return           36     16.74%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total          215                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted          394545                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken       103487                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect             215                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss           34                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted          179                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted           36                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups             719999                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates                177                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                382022                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.530587                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted            55                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups             5                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses              5                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return       141406     19.64%     19.64% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect       141377     19.64%     39.28% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect            5      0.00%     39.28% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond       394543     54.80%     94.07% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond        42666      5.93%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total       719999                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return       141406     41.84%     41.84% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect           32      0.01%     41.85% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect            5      0.00%     41.85% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond       196513     58.14%     99.99% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond           19      0.01%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total       337977                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect           23     12.99%     12.99% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%     12.99% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond          143     80.79%     93.79% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond           11      6.21%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total          177                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect           23     12.99%     12.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond          143     80.79%     93.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond           11      6.21%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total          177                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords            7                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes             141476                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops               141475                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes              163                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used               141312                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct            141312                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct       290843                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong       103491                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect       124141                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect          186                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect       269801                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong           50                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong           99                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong           28                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit            8                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit           16                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2        26563                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6        26213                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9           31                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10          258                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11         1205                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12          690                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13         1199                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14         2093                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15        13258                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16          554                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17         4575                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18         3981                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20          698                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21         2756                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22         3007                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24        12050                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26         7520                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28         5048                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32        11404                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36         1373                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0        26760                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2        26213                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6          290                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9            2                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10         3971                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11        13955                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12         1030                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13         1197                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14          644                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15         1686                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16         5274                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17         3350                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18         3306                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19          100                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20          204                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21         3045                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22         8804                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24         8549                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26         8533                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28         6589                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32          974                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.commitSquashedInsts          3083                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             296                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples      8703399                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     2.248687                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.874536                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0       1449469     16.65%     16.65% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       2323227     26.69%     43.35% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2       1389411     15.96%     59.31% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3       1820072     20.91%     80.22% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        711978      8.18%     88.40% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        429956      4.94%     93.34% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6        230652      2.65%     95.99% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7        161721      1.86%     97.85% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        186913      2.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total      8703399                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls              141313                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass       330121      1.69%      1.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu      8104339     41.41%     43.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult            1      0.00%     43.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv            7      0.00%     43.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       945900      4.83%     47.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu      1305602      6.67%     54.60% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     54.60% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     54.60% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc       350100      1.79%     56.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd      1110600      5.67%     62.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.34% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt      1166700      5.96%     68.30% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.86% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.86% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult      1809900      9.25%     78.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       692387      3.54%     81.79% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       446561      2.28%     84.07% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      2435400     12.44%     96.51% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     19571220                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       186913                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.memoryViolations               13                       # Number of memory violations (Cycle)
system.cpu11.commit.stalledBranchMispredicts           21                       # Number of delayed branch squashes (Cycle)
system.cpu11.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu11.commit.regTaints                  600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu11.commit.memTaints                  169737                       # [TPT] Number of m-taint primitives (Count)
system.cpu11.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu11.commitStats0.numInsts           10329409                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps             19571220                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP     10329409                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP       19571220                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                0.842661                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                1.186716                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs          4256850                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts         11120404                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts        11509184                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts        3127787                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts       1129063                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass       330121      1.69%      1.69% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu      8104339     41.41%     43.10% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            1      0.00%     43.10% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            7      0.00%     43.10% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd       945900      4.83%     47.93% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu      1305602      6.67%     54.60% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc       350100      1.79%     56.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd      1110600      5.67%     62.06% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.06% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.34% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt      1166700      5.96%     68.30% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.86% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.86% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult      1809900      9.25%     78.11% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead       692387      3.54%     81.79% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite       446561      2.28%     84.07% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead      2435400     12.44%     96.51% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total     19571220                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl       719565                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl       578251                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl       141314                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl       394334                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl       325231                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall       141313                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn       141312                       # Class of control type instructions committed (Count)
system.cpu11.decltab0.hits                    2318310                       # [TPE] Number of decltab hits (Unspecified)
system.cpu11.decltab0.misses                   163963                       # [TPE] Number of decltab misses (Unspecified)
system.cpu11.decltab0.averagePubBytes            2477                       # [TPE] Average public bytes (Unspecified)
system.cpu11.decltab0.averageBytes               2533                       # [TPE] Average total bytes (Unspecified)
system.cpu11.decltab0.averageSamples               87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu11.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu11.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu11.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu11.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu11.decltab1.averageSamples               87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu11.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu11.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu11.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu11.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu11.decltab2.averageSamples               87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu11.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu11.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu11.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu11.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu11.decltab3.averageSamples               87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu11.decode.idleCycles                1089936                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles             4350780                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                     836                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles             3262166                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  317                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved             287412                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  35                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             19575903                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                  73                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts          19600270                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches         719621                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts       3155374                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts      1129132                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          2.251819                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads      2190317                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites      3111515                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads     17664128                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites     10222306                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads     10337696                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites      6779472                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs         4284506                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads      7405538                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches           428884                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                     7541760                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                   702                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles          746                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                 1159395                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                  47                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples          8704035                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            2.249790                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.638599                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                4486049     51.54%     51.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 425182      4.88%     56.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 381766      4.39%     60.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 330878      3.80%     64.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 359959      4.14%     68.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                 360138      4.14%     72.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                2360063     27.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total            8704035                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts            10335069                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           1.187367                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches           719999                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.082719                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles      1161061                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     317                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                      319                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             19574450                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                101                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                3128293                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts               1129209                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  15                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents           16                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect           36                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          263                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                299                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               19572777                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              19572639                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                12680030                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                18925229                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      2.248645                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.670007                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                      5833                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu11.lsq0.squashedLoads                   506                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                16                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  146                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads              27315                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          3127787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean            3.149691                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev           1.470025                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              3104256     99.25%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19              23166      0.74%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                118      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 76      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                 47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                 17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259               11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269                9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows              3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value            506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            3127787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               3155374                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses               1129132                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                      90                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                      11                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses               1159517                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     153                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  317                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                2177596                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles                   950                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2175334                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles             4349838                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             19575459                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents                  30                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.renamedOperands          21866003                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  46854378                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               10311820                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                17666787                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            21861143                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                   4860                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 8699791                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       28090698                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      39149244                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts               10329409                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 19571220                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                        8691287                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             0.841070                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             1.188962                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      19548982                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                     47                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     19782190                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                   97                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined               1809                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined            2974                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                32                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples           8691147                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             2.276131                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.345491                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                  745535      8.58%      8.58% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                 1887438     21.72%     30.29% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 2451241     28.20%     58.50% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                 2031677     23.38%     81.88% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                 1067264     12.28%     94.16% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  438151      5.04%     99.20% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                   51516      0.59%     99.79% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                   18268      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                      57      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total             8691147                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                     5      0.02%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                   15      0.05%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               2      0.01%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                   47      0.17%      0.25% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                  10      0.04%      0.29% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead              74      0.27%      0.56% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          27283     99.44%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass       327807      1.66%      1.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu      8027038     40.58%     42.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult            1      0.00%     42.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv            7      0.00%     42.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       955584      4.83%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu      1310417      6.62%     53.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     53.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     53.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc       354903      1.79%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd      1119001      5.66%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt      1173904      5.93%     67.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv       109200      0.55%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult      1829102      9.25%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       682975      3.45%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       437062      2.21%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      2569912     12.99%     95.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite       803377      4.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     19782190                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       2.276094                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             27436                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.001387                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               25403019                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites               8357433                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses       8355563                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                22880041                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites               11193414                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses       11192555                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                   8028123                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                   11453696                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                     105                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                           140                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                   17129115                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads      3140084                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores      1119611                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads         6195                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        28524                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return       136553     19.61%     19.61% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect       136552     19.61%     39.22% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect            6      0.00%     39.22% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond       382459     54.92%     94.13% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond        40854      5.87%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total       696426                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch            2      0.77%      0.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return           41     15.71%     16.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect           41     15.71%     32.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect            4      1.53%     33.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond          125     47.89%     81.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond           48     18.39%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total          261                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect           21     27.63%     27.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect            2      2.63%     30.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond           42     55.26%     85.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond           11     14.47%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total           76                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return       136512     19.61%     19.61% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect       136511     19.61%     39.22% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect            2      0.00%     39.22% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond       382334     54.92%     94.14% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond        40806      5.86%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total       696165                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect           14     23.73%     23.73% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect            2      3.39%     27.12% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond           42     71.19%     98.31% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond            1      1.69%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total           59                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget       286796     41.18%     41.18% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB       273078     39.21%     80.39% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS       136552     19.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total       696426                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch           63     82.89%     82.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return           13     17.11%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total           76                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted          382461                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken        95720                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect              76                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss           32                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted           63                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted           13                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups             696426                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates                 61                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                286684                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.411650                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted            49                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups             6                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses              6                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return       136553     19.61%     19.61% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect       136552     19.61%     39.22% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect            6      0.00%     39.22% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond       382459     54.92%     94.13% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond        40854      5.87%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total       696426                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return       136553     33.33%     33.33% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect           29      0.01%     33.33% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect            6      0.00%     33.34% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond       273133     66.66%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond           19      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total       409742                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect           21     34.43%     34.43% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%     34.43% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond           29     47.54%     81.97% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond           11     18.03%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total           61                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect           21     34.43%     34.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%     34.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond           29     47.54%     81.97% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond           11     18.03%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total           61                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used        26480                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct        26480                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes             136599                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops               136598                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes               86                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used               136512                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct            136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct       286621                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong        95713                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect        27528                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect           33                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect       328250                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong           12                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong            6                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong           23                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit            2                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit            3                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6           38                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10          260                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14           36                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15          126                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16          125                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18         1519                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19         1491                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20          896                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22          521                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24         4497                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26         8134                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28         6464                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32         1688                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36         1784                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2           38                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6          260                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10           16                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11          146                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14          125                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16         2415                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18         2012                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19         1018                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22         3479                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24        14598                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26         1490                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28          992                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32          990                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.commitSquashedInsts          1722                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts              87                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples      8690850                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     2.249172                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.877853                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0       1476985     16.99%     16.99% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       2274592     26.17%     43.17% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2       1403214     16.15%     59.31% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3       1787930     20.57%     79.89% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        745866      8.58%     88.47% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        438624      5.05%     93.51% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6        204998      2.36%     95.87% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7        173290      1.99%     97.87% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        185351      2.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total      8690850                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls              136513                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass       327721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu      8026339     41.06%     42.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult            1      0.00%     42.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv            7      0.00%     42.74% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       955500      4.89%     47.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc       354900      1.82%     56.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd      1119000      5.72%     61.87% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt      1173900      6.01%     68.15% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.71% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       682787      3.49%     81.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       436961      2.24%     83.94% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     19547220                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       185351                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.memoryViolations                7                       # Number of memory violations (Cycle)
system.cpu12.commit.stalledBranchMispredicts            9                       # Number of delayed branch squashes (Cycle)
system.cpu12.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu12.commit.regTaints                  600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu12.commit.memTaints                  164235                       # [TPT] Number of m-taint primitives (Count)
system.cpu12.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu12.commitStats0.numInsts           10333609                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps             19547220                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP     10333609                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP       19547220                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                0.841070                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                1.188962                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs          4259250                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts         11192404                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts        11439584                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts        3139787                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts       1119463                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass       327721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu      8026339     41.06%     42.74% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            1      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            7      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd       955500      4.89%     47.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc       354900      1.82%     56.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd      1119000      5.72%     61.87% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt      1173900      6.01%     68.15% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.71% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead       682787      3.49%     81.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite       436961      2.24%     83.94% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total     19547220                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl       696165                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl       559651                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl       313831                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu12.decltab0.hits                    2333898                       # [TPE] Number of decltab hits (Unspecified)
system.cpu12.decltab0.misses                   163986                       # [TPE] Number of decltab misses (Unspecified)
system.cpu12.decltab0.averagePubBytes            2661                       # [TPE] Average public bytes (Unspecified)
system.cpu12.decltab0.averageBytes               2713                       # [TPE] Average total bytes (Unspecified)
system.cpu12.decltab0.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu12.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu12.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu12.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu12.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu12.decltab1.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu12.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu12.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu12.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu12.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu12.decltab2.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu12.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu12.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu12.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu12.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu12.decltab3.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu12.decode.idleCycles                1087814                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles             4344902                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                     275                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles             3258055                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  101                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved             273072                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  33                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             19549359                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                  60                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts          19575544                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches         696216                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts       3167214                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts      1119521                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          2.252318                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads      2130290                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites      3058623                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads     17770899                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites     10291653                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads     10266648                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites      6730623                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs         4286735                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads      7385393                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches           409630                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                     7542125                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                   266                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.tlbCycles                        1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu12.fetch.miscStallCycles                 44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles          353                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                 1146945                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  32                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples          8691147                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            2.249523                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.635172                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                4475288     51.49%     51.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 418399      4.81%     56.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 360076      4.14%     60.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 394509      4.54%     64.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 346135      3.98%     68.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                 336122      3.87%     72.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                2360618     27.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total            8691147                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts            10335487                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           1.189178                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches           696426                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.080129                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles      1148491                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     101                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                      196                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             19549029                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                 23                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                3140084                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts               1119611                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  16                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            9                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect           13                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                 91                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               19548184                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              19548118                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                12702379                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                18878642                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      2.249163                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.672844                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                       301                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu12.lsq0.squashedLoads                   297                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 9                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  148                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads              27314                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean            3.148660                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev           1.647590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              3118120     99.31%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19              21305      0.68%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                107      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                 81      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                 42      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                 21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows             31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value            504                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               3167214                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses               1119521                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                      92                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       8                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses               1146996                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      79                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  101                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                2173923                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles                   699                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 2172214                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles             4344210                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             19549230                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents                  25                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.renamedOperands          21802993                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  46731765                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               10240278                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                17771517                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            21800543                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                   2450                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 8688512                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       28054363                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      39098183                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts               10333609                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 19547220                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                        8691416                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             0.841082                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             1.188944                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      19549118                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                     50                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     19782147                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                   89                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined               1948                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined            3036                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                35                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples           8691280                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             2.276091                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.344863                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                  743138      8.55%      8.55% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                 1888057     21.72%     30.27% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 2462377     28.33%     58.61% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                 2010567     23.13%     81.74% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                 1087357     12.51%     94.25% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  429612      4.94%     99.19% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                   51133      0.59%     99.78% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                   18963      0.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                      76      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total             8691280                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                    19      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                   11      0.04%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                   59      0.22%      0.32% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                  15      0.05%      0.38% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead             116      0.42%      0.80% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          27174     99.20%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass       327813      1.66%      1.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      8027099     40.58%     42.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult            1      0.00%     42.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv            7      0.00%     42.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       955627      4.83%     47.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu      1310417      6.62%     53.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     53.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     53.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc       354903      1.79%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd      1119001      5.66%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt      1173903      5.93%     67.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv       109200      0.55%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult      1829102      9.25%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     77.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       683007      3.45%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       437079      2.21%     82.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      2569405     12.99%     95.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       803683      4.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     19782147                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       2.276056                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             27394                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.001385                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               25403409                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites               8357708                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       8355654                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                22879648                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites               11193416                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses       11192548                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   8028261                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                   11453467                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                     202                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.timesIdled                            17                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                           136                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                   17133077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads      3140124                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores      1119627                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads         6200                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        23248                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return       136554     19.61%     19.61% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect       136570     19.61%     39.22% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect            6      0.00%     39.22% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond       382470     54.92%     94.13% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond        40858      5.87%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total       696460                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch            2      0.68%      0.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return           42     14.24%     14.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect           59     20.00%     34.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect            4      1.36%     36.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond          136     46.10%     82.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond           52     17.63%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total          295                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect           21     22.11%     22.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect            2      2.11%     24.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond           61     64.21%     88.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond           11     11.58%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total           95                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return       136512     19.61%     19.61% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect       136511     19.61%     39.22% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect            2      0.00%     39.22% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond       382334     54.92%     94.14% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond        40806      5.86%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total       696165                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect           14     17.95%     17.95% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect            2      2.56%     20.51% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond           61     78.21%     98.72% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond            1      1.28%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total           78                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget       286792     41.18%     41.18% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB       273115     39.21%     80.39% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS       136553     19.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total       696460                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch           67     70.53%     70.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return           28     29.47%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total           95                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted          382472                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken        95735                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect              95                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss           32                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted           67                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted           28                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups             696460                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates                 65                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                286710                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.411668                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted            49                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups             6                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses              6                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return       136554     19.61%     19.61% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect       136570     19.61%     39.22% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect            6      0.00%     39.22% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond       382470     54.92%     94.13% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond        40858      5.87%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total       696460                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return       136554     33.33%     33.33% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect           30      0.01%     33.33% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect            6      0.00%     33.34% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond       273140     66.66%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond           18      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total       409750                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect           21     32.31%     32.31% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%     32.31% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond           33     50.77%     83.08% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond           11     16.92%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total           65                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect           21     32.31%     32.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%     32.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond           33     50.77%     83.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond           11     16.92%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total           65                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used        22113                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct        22113                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes             136618                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops               136617                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes              105                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used               136512                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct            136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct       286621                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong        95713                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect        31989                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect           35                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect       328136                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong           29                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong            8                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong           23                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit            4                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit            6                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6           58                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9         2291                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10           27                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11           26                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13          258                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14          524                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15          458                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17         2810                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18          700                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21          526                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22         1514                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24         6455                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28        12221                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32         1093                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36         3100                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2           58                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6         2318                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9          258                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10           26                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11          982                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13           98                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14          996                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15         2416                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17          582                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18         2008                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21         3479                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22         2976                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24        12221                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26            1                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28         2281                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32         1361                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.commitSquashedInsts          1861                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             113                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples      8690945                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     2.249148                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.877766                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       1483927     17.07%     17.07% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       2264138     26.05%     43.13% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2       1411944     16.25%     59.37% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3       1767549     20.34%     79.71% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        761753      8.76%     88.47% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        439283      5.05%     93.53% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6        206882      2.38%     95.91% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7        171924      1.98%     97.89% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        183545      2.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total      8690945                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls              136513                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass       327721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      8026339     41.06%     42.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult            1      0.00%     42.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv            7      0.00%     42.74% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       955500      4.89%     47.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc       354900      1.82%     56.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd      1119000      5.72%     61.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt      1173900      6.01%     68.15% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.71% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       682787      3.49%     81.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       436961      2.24%     83.94% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     19547220                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       183545                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.memoryViolations                6                       # Number of memory violations (Cycle)
system.cpu13.commit.stalledBranchMispredicts           11                       # Number of delayed branch squashes (Cycle)
system.cpu13.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu13.commit.regTaints                  600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu13.commit.memTaints                  164547                       # [TPT] Number of m-taint primitives (Count)
system.cpu13.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu13.commitStats0.numInsts           10333609                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps             19547220                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP     10333609                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP       19547220                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                0.841082                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                1.188944                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs          4259250                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts         11192404                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts        11439584                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts        3139787                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts       1119463                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass       327721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu      8026339     41.06%     42.74% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            1      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            7      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd       955500      4.89%     47.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc       354900      1.82%     56.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd      1119000      5.72%     61.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt      1173900      6.01%     68.15% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.71% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead       682787      3.49%     81.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite       436961      2.24%     83.94% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total     19547220                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl       696165                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl       559651                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl       313831                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu13.decltab0.hits                    2333598                       # [TPE] Number of decltab hits (Unspecified)
system.cpu13.decltab0.misses                   164278                       # [TPE] Number of decltab misses (Unspecified)
system.cpu13.decltab0.averagePubBytes            2669                       # [TPE] Average public bytes (Unspecified)
system.cpu13.decltab0.averageBytes               2733                       # [TPE] Average total bytes (Unspecified)
system.cpu13.decltab0.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu13.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu13.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu13.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu13.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu13.decltab1.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu13.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu13.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu13.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu13.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu13.decltab2.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu13.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu13.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu13.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu13.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu13.decltab3.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu13.decode.idleCycles                1087954                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             4344785                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                     301                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles             3258114                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  126                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             273085                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  33                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             19549729                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                  70                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts          19575633                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches         696218                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts       3167222                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts      1119539                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          2.252295                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads      2130300                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites      3058635                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads     17770903                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites     10291643                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads     10266707                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites      6730695                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs         4286761                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads      7385460                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches           409668                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     7542024                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                   316                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.tlbCycles                        1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu13.fetch.miscStallCycles                 52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles          395                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                 1147036                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                  31                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples          8691280                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            2.249602                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.631156                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                4462015     51.34%     51.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 420373      4.84%     56.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 370027      4.26%     60.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 400483      4.61%     65.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 354871      4.08%     69.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 330502      3.80%     72.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                2353009     27.07%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total            8691280                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts            10335955                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           1.189214                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches           696460                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.080132                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles      1148650                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     126                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                      209                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             19549168                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                 17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                3140124                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts               1119627                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  17                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            8                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect           28                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                117                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               19548274                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              19548202                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                12703215                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                18870625                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      2.249139                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.673174                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                       322                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu13.lsq0.squashedLoads                   337                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 8                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  164                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads              27322                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean            3.149630                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev           1.445440                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              3117964     99.30%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19              21350      0.68%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                113      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                107      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                 82      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                 42      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                 20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                 20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209                7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249               12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259               10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows              6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value            390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               3167222                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses               1119539                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                     105                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                      10                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses               1147095                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      87                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  126                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                2174077                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles                   571                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 2172287                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles             4344219                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             19549473                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.renamedOperands          21803249                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  46732176                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               10240457                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                17771444                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            21800543                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                   2706                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 8688528                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       28056403                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      39098496                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts               10333609                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 19547220                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                        8686260                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             0.841072                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             1.188959                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      19534896                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                     47                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     19772948                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                  107                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined               3723                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined            5944                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                32                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples           8686126                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             2.276383                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.327526                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                  696146      8.01%      8.01% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                 1874817     21.58%     29.60% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 2555769     29.42%     59.02% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                 2040865     23.50%     82.52% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                 1030363     11.86%     94.38% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  408427      4.70%     99.08% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                   57817      0.67%     99.75% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                   21867      0.25%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                      55      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total             8686126                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                     9      0.03%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    9      0.03%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               2      0.01%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                   42      0.15%      0.23% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                  10      0.04%      0.26% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead              72      0.26%      0.53% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          27190     99.47%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass       327812      1.66%      1.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu      8015483     40.54%     42.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult            1      0.00%     42.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv            7      0.00%     42.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       955992      4.83%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu      1310419      6.63%     53.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     53.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0      0.00%     53.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc       354903      1.79%     55.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     55.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     55.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     55.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     55.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd      1115001      5.64%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     61.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt      1173903      5.94%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv       109200      0.55%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult      1829102      9.25%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     77.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       682980      3.45%     80.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       437072      2.21%     82.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      2582031     13.06%     95.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite       797142      4.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     19772948                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       2.276348                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             27334                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.001382                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               25382540                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites               8350016                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses       8347840                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                22876923                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites               11188658                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses       11185157                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                   8020389                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                   11452081                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                     507                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.timesIdled                            16                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                           134                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                   17136287                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads      3140695                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores      1119626                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads         6142                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        21109                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return       136748     19.68%     19.68% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect       136560     19.65%     39.32% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect            5      0.00%     39.32% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond       382668     55.06%     94.38% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond        39049      5.62%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total       695032                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch            2      0.23%      0.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return          236     27.22%     27.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect           49      5.65%     33.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect            3      0.35%     33.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond          334     38.52%     71.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond          243     28.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total          867                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect           21      7.64%      7.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect            2      0.73%      8.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond          241     87.64%     96.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond           11      4.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total          275                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return       136512     19.67%     19.67% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect       136511     19.67%     39.33% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect            2      0.00%     39.33% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond       382334     55.08%     94.41% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond        38806      5.59%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total       694165                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect           12      4.69%      4.69% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect            2      0.78%      5.47% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond          241     94.14%     99.61% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond            1      0.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total          256                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget       284994     41.00%     41.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB       273291     39.32%     80.33% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS       136747     19.67%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total       695032                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch          257     93.45%     93.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return           18      6.55%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total          275                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted          382670                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken        97730                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect             275                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss           32                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted          257                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted           18                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups             695032                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates                255                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                285085                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.410175                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted            49                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups             5                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses              5                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return       136748     19.68%     19.68% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect       136560     19.65%     39.32% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect            5      0.00%     39.32% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond       382668     55.06%     94.38% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond        39049      5.62%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total       695032                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return       136748     33.36%     33.36% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect           30      0.01%     33.37% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect            5      0.00%     33.37% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond       273144     66.63%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond           18      0.00%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total       409947                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect           21      8.24%      8.24% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%      8.24% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond          223     87.45%     95.69% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond           11      4.31%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total          255                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect           21      8.24%      8.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%      8.24% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond          223     87.45%     95.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond           11      4.31%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total          255                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups            5                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses            5                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords            7                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used        25662                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct        25662                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes             136801                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops               136800                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes              288                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used               136512                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct            136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct       284621                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong        97713                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect        27663                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect           40                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect       328728                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong          214                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong            5                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong           21                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit            5                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit            4                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6            7                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9          112                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10           66                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11          152                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13           96                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14            1                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15           54                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16           99                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17          108                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18          945                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19          918                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20          198                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21          298                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22          361                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24         2508                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26         5328                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28         2591                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32        12993                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36         1087                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2            7                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6          178                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9           96                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10          152                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11           56                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13          108                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14           99                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15          596                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16          547                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17          325                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18         1253                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19          931                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22         1577                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24         7919                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26         7701                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28         5292                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32         1085                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.commitSquashedInsts          3577                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             288                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples      8685428                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     2.248734                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.861830                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0       1474821     16.98%     16.98% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       2223685     25.60%     42.58% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2       1433976     16.51%     59.09% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3       1809230     20.83%     79.92% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        781065      8.99%     88.92% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        412869      4.75%     93.67% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6        202413      2.33%     96.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7        170142      1.96%     97.96% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        177227      2.04%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total      8685428                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls              136513                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass       327721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu      8014339     41.03%     42.71% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult            1      0.00%     42.71% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv            7      0.00%     42.71% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       955500      4.89%     47.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu      1310402      6.71%     54.31% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc       354900      1.82%     56.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd      1115000      5.71%     61.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.84% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.12% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt      1173900      6.01%     68.13% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult      1829100      9.37%     78.05% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.05% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       682787      3.50%     81.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       436961      2.24%     83.93% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      2457000     12.58%     96.51% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     19531220                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       177227                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.memoryViolations                6                       # Number of memory violations (Cycle)
system.cpu14.commit.stalledBranchMispredicts          197                       # Number of delayed branch squashes (Cycle)
system.cpu14.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu14.commit.regTaints                  600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu14.commit.memTaints                  164290                       # [TPT] Number of m-taint primitives (Count)
system.cpu14.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu14.commitStats0.numInsts           10327609                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps             19531220                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP     10327609                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP       19531220                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                0.841072                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                1.188959                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs          4259250                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts         11184404                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts        11431584                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts        3139787                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts       1119463                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass       327721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu      8014339     41.03%     42.71% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            1      0.00%     42.71% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            7      0.00%     42.71% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd       955500      4.89%     47.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu      1310402      6.71%     54.31% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     54.31% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0      0.00%     54.31% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc       354900      1.82%     56.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd      1115000      5.71%     61.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.84% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.12% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt      1173900      6.01%     68.13% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult      1829100      9.37%     78.05% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.05% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead       682787      3.50%     81.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite       436961      2.24%     83.93% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead      2457000     12.58%     96.51% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total     19531220                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl       694165                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl       557651                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl       311831                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu14.decltab0.hits                    2331848                       # [TPE] Number of decltab hits (Unspecified)
system.cpu14.decltab0.misses                   163983                       # [TPE] Number of decltab misses (Unspecified)
system.cpu14.decltab0.averagePubBytes            2586                       # [TPE] Average public bytes (Unspecified)
system.cpu14.decltab0.averageBytes               2650                       # [TPE] Average total bytes (Unspecified)
system.cpu14.decltab0.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu14.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu14.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu14.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu14.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu14.decltab1.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu14.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu14.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu14.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu14.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu14.decltab2.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu14.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu14.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu14.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu14.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu14.decltab3.averageSamples               86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu14.decode.idleCycles                1087691                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles             4341751                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                     478                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles             3255904                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  302                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved             272983                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  33                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             19537065                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                  60                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts          19560613                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches         694220                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts       3167404                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts      1119538                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          2.251903                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads      2130300                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites      3058637                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads     17751282                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites     10284250                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads     10262900                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites      6724885                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs         4286942                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads      7379824                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches           410038                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                     7535982                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                   668                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.tlbCycles                        1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu14.fetch.miscStallCycles                 47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles          336                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                 1147764                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                 130                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples          8686126                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            2.250203                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.644351                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                4522508     52.07%     52.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 377617      4.35%     56.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 316735      3.65%     60.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 442738      5.10%     65.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 308969      3.56%     68.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                 334985      3.86%     72.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                2382574     27.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total            8686126                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts            10334641                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           1.189769                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches           695032                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.080015                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles      1149426                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     302                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                      396                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             19534943                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                 17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                3140695                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts               1119626                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  16                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            8                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect           18                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          273                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                291                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               19533070                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              19532997                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                12662892                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                18805094                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      2.248724                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.673376                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                       358                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu14.lsq0.squashedLoads                   908                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 8                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  163                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads              27313                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean            3.156299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev           1.374186                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              3118107     99.31%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19              21344      0.68%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 88      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 56      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 50      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                 28      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259                9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows              3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value            461                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               3167404                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses               1119538                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                      88                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                      10                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses               1147817                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      81                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  302                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                2172984                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                   712                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2171087                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles             4341041                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             19536354                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                  17                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.renamedOperands          21792155                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  46708100                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               10237224                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                17754682                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            21786543                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                   5612                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 8682271                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       28042907                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      39070292                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts               10327609                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 19531220                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                        8701914                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             0.842490                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             1.186958                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      19572014                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                     47                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     19807436                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                   68                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined               2441                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined            3596                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                32                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples           8701688                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             2.276275                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.347976                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                  752470      8.65%      8.65% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                 1895981     21.79%     30.44% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 2430364     27.93%     58.37% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                 2035553     23.39%     81.76% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                 1079364     12.40%     94.16% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  439659      5.05%     99.22% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                   49821      0.57%     99.79% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                   18417      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                      59      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total             8701688                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                     6      0.02%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    8      0.03%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                   34      0.12%      0.18% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                   9      0.03%      0.21% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead             159      0.58%      0.79% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          27053     99.21%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass       330204      1.67%      1.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu      8104101     40.91%     42.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult            1      0.00%     42.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv            7      0.00%     42.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       946071      4.78%     47.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     47.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     47.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     47.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     47.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     47.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     47.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     47.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu      1305631      6.59%     53.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     53.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0      0.00%     53.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc       350107      1.77%     55.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     55.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     55.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     55.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     55.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd      1110203      5.60%     61.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     61.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt      1166708      5.89%     67.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv       109200      0.55%     68.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult      1809910      9.14%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       696526      3.52%     80.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       446670      2.26%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      2545786     12.85%     95.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite       804411      4.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     19807436                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       2.276216                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             27269                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.001377                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               25612320                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites               8453148                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses       8450975                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                22731577                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites               11121366                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses       11119899                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                   8125113                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                   11379388                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                     231                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.timesIdled                            18                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                           226                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                   17139874                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads      3128193                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores      1129215                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads         8465                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        22789                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return       141404     19.65%     19.65% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect       141372     19.64%     39.29% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect            6      0.00%     39.29% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond       394527     54.81%     94.10% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond        42463      5.90%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total       719774                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch            2      0.49%      0.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return           92     22.49%     22.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect           61     14.91%     37.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect            4      0.98%     38.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond          193     47.19%     86.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond           57     13.94%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total          409                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect           23     17.29%     17.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            2      1.50%     18.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond           97     72.93%     91.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond           11      8.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total          133                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return       141312     19.64%     19.64% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect       141311     19.64%     39.29% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            2      0.00%     39.29% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond       394334     54.82%     94.11% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond        42406      5.89%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total       719365                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect           16     13.79%     13.79% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            2      1.72%     15.52% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond           96     82.76%     98.28% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond            2      1.72%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total          116                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget       290826     40.41%     40.41% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB       287545     39.95%     80.35% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS       141403     19.65%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total       719774                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch           99     74.44%     74.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return           34     25.56%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total          133                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted          394529                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken       103762                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect             133                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss           35                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted           99                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted           34                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups             719774                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates                 97                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                384447                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.534122                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted            56                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups             6                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses              6                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return       141404     19.65%     19.65% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect       141372     19.64%     39.29% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect            6      0.00%     39.29% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond       394527     54.81%     94.10% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond        42463      5.90%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total       719774                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return       141404     42.17%     42.17% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect           30      0.01%     42.18% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect            6      0.00%     42.18% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond       193867     57.81%     99.99% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond           18      0.01%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total       335327                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect           23     23.71%     23.71% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%     23.71% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond           63     64.95%     88.66% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond           11     11.34%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total           97                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect           23     23.71%     23.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond           63     64.95%     88.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond           11     11.34%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total           97                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes             141470                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops               141469                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes              157                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used               141312                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct            141312                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct       290621                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong       103713                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect        57407                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect           90                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect       310530                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong           41                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong           24                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong           28                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit            4                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit           16                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2           60                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6          130                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9            3                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10          814                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11         1337                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13            7                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14         1796                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15         3850                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16           99                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17         2375                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18         2515                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19          701                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20         4083                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21         2700                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22         4503                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24         9797                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26         8681                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28         6520                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32         6119                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36         1472                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0          259                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2          129                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6          817                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9            7                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10         2539                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11         4036                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14          509                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15         5895                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16         1100                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17         2800                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18         3995                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19          100                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20         5308                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21         4664                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22         9819                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24         2972                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26         6211                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28         5425                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32          977                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.commitSquashedInsts          2349                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             141                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples      8701283                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     2.249050                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.880692                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0       1482627     17.04%     17.04% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       2276301     26.16%     43.20% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2       1409874     16.20%     59.40% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3       1776670     20.42%     79.82% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        750061      8.62%     88.44% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        441471      5.07%     93.51% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6        203066      2.33%     95.85% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7        172138      1.98%     97.83% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        189075      2.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total      8701283                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls              141313                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass       330121      1.69%      1.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu      8103139     41.41%     43.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult            1      0.00%     43.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv            7      0.00%     43.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       945900      4.83%     47.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu      1305602      6.67%     54.60% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     54.60% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0      0.00%     54.60% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc       350100      1.79%     56.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd      1110200      5.67%     62.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.34% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt      1166700      5.96%     68.30% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult      1809900      9.25%     78.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       692387      3.54%     81.79% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       446561      2.28%     84.07% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      2435400     12.44%     96.51% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     19569620                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       189075                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.memoryViolations               11                       # Number of memory violations (Cycle)
system.cpu15.commit.stalledBranchMispredicts           20                       # Number of delayed branch squashes (Cycle)
system.cpu15.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu15.commit.regTaints                  600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu15.commit.memTaints                  169039                       # [TPT] Number of m-taint primitives (Count)
system.cpu15.commit.xmitTaints                      0                       # [TPT] Number of x-taint primitives (Count)
system.cpu15.commitStats0.numInsts           10328809                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps             19569620                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP     10328809                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP       19569620                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                0.842490                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                1.186958                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs          4256850                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts         11119604                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts        11508384                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts        3127787                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts       1129063                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass       330121      1.69%      1.69% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu      8103139     41.41%     43.09% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            1      0.00%     43.09% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            7      0.00%     43.09% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd       945900      4.83%     47.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu      1305602      6.67%     54.60% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc       350100      1.79%     56.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd      1110200      5.67%     62.06% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.06% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.34% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt      1166700      5.96%     68.30% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult      1809900      9.25%     78.11% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead       692387      3.54%     81.79% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite       446561      2.28%     84.07% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead      2435400     12.44%     96.51% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total     19569620                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl       719365                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl       578051                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl       141314                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl       394334                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl       325031                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall       141313                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn       141312                       # Class of control type instructions committed (Count)
system.cpu15.decltab0.hits                    2318735                       # [TPE] Number of decltab hits (Unspecified)
system.cpu15.decltab0.misses                   163969                       # [TPE] Number of decltab misses (Unspecified)
system.cpu15.decltab0.averagePubBytes            2445                       # [TPE] Average public bytes (Unspecified)
system.cpu15.decltab0.averageBytes               2537                       # [TPE] Average total bytes (Unspecified)
system.cpu15.decltab0.averageSamples               87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu15.decltab1.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu15.decltab1.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu15.decltab1.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu15.decltab1.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu15.decltab1.averageSamples               87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu15.decltab2.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu15.decltab2.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu15.decltab2.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu15.decltab2.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu15.decltab2.averageSamples               87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu15.decltab3.hits                          0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu15.decltab3.misses                        0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu15.decltab3.averagePubBytes               0                       # [TPE] Average public bytes (Unspecified)
system.cpu15.decltab3.averageBytes                  0                       # [TPE] Average total bytes (Unspecified)
system.cpu15.decltab3.averageSamples               87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu15.decode.idleCycles                1089309                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles             4349912                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                     494                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles             3261814                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  159                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved             287491                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  35                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             19572880                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                  77                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts          19598344                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches         719431                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts       3155288                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts      1129129                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          2.252188                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads      2190347                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites      3111519                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads     17662205                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites     10221396                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads     10337236                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites      6778803                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs         4284417                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads      7404775                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches           428948                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                     7540238                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                   386                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                 43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles          330                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                 1159224                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                  50                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples          8701688                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            2.249716                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.630893                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                4461992     51.28%     51.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 429268      4.93%     56.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 373480      4.29%     60.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 391513      4.50%     65.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 352901      4.06%     69.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                 341244      3.92%     72.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                2351290     27.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total            8701688                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts            10332185                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           1.187346                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches           719774                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.082714                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles      1160884                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     159                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                      246                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             19572061                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                 66                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                3128193                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts               1129215                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  16                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents           12                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          112                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                146                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               19570941                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              19570874                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                12694125                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                18871232                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      2.249031                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.672671                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                      5133                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu15.lsq0.squashedLoads                   406                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                12                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  152                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads              27314                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          3127787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean            3.145355                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev           1.339020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              3106069     99.31%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19              21374      0.68%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 81      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 64      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 52      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                 25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169                6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows             17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value            356                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            3127787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               3155288                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses               1129129                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                     136                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                      12                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses               1159273                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      88                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  159                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                2176755                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles                   576                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 2174856                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles             4349342                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             19572609                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents                  17                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.renamedOperands          21863437                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  46849211                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               10311184                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                17663404                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            21859743                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                   3694                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 8698840                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       28084099                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      39144344                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts               10328809                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 19569620                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                         5030559                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.486787                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              2.054286                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       19562612                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                      51                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      22477857                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  1475                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               13843                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            26544                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 36                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples            5030005                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              4.468754                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.239104                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   114206      2.27%      2.27% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   375965      7.47%      9.74% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   580501     11.54%     21.29% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   833144     16.56%     37.85% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   694334     13.80%     51.65% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   731260     14.54%     66.19% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   597636     11.88%     78.07% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   401666      7.99%     86.06% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                   701293     13.94%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total              5030005                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  50022      3.89%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      3.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                 24127      1.88%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      5.77% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt             2170      0.17%      5.94% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      5.94% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      5.94% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult            1138      0.09%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%      6.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                312250     24.28%     30.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               269118     20.93%     51.24% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead           530511     41.26%     92.49% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           96518      7.51%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass       328095      1.46%      1.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      8031860     35.73%     37.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            1      0.00%     37.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            7      0.00%     37.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       956375      4.25%     41.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     41.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     41.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     41.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     41.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     41.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     41.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     41.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     41.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     41.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu      1310610      5.83%     47.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     47.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     47.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc       354905      1.58%     48.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     48.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     48.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     48.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     48.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     48.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1119401      4.98%     53.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp        54600      0.24%     54.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt      1173916      5.22%     59.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv       109200      0.49%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1829112      8.14%     67.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt        27300      0.12%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      1277240      5.68%     73.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       560313      2.49%     76.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      4298763     19.12%     95.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1046159      4.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      22477857                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        4.468262                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            1285854                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.057205                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                23813388                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                8371101                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        8360190                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 27459660                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                11205440                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        11194638                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    9376558                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    14059058                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                      304                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                             20                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                            554                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    23259615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads       3142037                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      1120624                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       380996                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       199716                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return       136629     19.60%     19.60% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect       136649     19.60%     39.20% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            6      0.00%     39.20% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond       382705     54.90%     94.10% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond        41099      5.90%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total        697090                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            2      0.28%      0.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return          117     16.14%     16.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect          138     19.03%     35.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            4      0.55%     36.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond          371     51.17%     87.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond           93     12.83%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total          725                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect           21     21.65%     21.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            2      2.06%     23.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond           62     63.92%     87.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           12     12.37%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total           97                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return       136512     19.60%     19.60% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect       136511     19.60%     39.21% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            2      0.00%     39.21% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond       382334     54.90%     94.11% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond        41006      5.89%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total       696365                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           13     16.67%     16.67% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            2      2.56%     19.23% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond           62     79.49%     98.72% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond            1      1.28%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total           78                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget       287156     41.19%     41.19% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB       273306     39.21%     80.40% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS       136628     19.60%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total       697090                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch           72     74.23%     74.23% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return           25     25.77%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total           97                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted           382707                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken        95602                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect               97                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss            34                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted           72                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted           25                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups              697090                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                  70                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                 287106                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.411864                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted             50                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups              6                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses               6                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return       136629     19.60%     19.60% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect       136649     19.60%     39.20% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            6      0.00%     39.20% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond       382705     54.90%     94.10% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond        41099      5.90%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total       697090                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return       136629     33.33%     33.33% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect           26      0.01%     33.33% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            6      0.00%     33.33% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond       273306     66.66%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond           15      0.00%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total       409984                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect           21     30.00%     30.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%     30.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond           37     52.86%     82.86% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           12     17.14%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total           70                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect           21     30.00%     30.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%     30.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond           37     52.86%     82.86% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           12     17.14%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total           70                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used        26212                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct        26212                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes              136772                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                136771                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes               259                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct       286821                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong        95513                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect        45740                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect           61                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect       310257                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong           25                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong           11                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong           24                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit            4                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            4                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2            1                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6        18589                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9           29                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10            5                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12           52                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13            4                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14           41                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15          644                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16           70                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17         1011                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18          158                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19         1486                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20         1376                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21          286                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22          365                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24         3885                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26         7851                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28         5897                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32         1951                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36         2136                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0        18094                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2          501                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6           29                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9           61                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10            6                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11           93                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12          107                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13         1113                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14           65                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15          476                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16           88                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17         3024                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18          469                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19         2949                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20          936                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21          698                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24        13052                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26         1626                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28         1106                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32         1344                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts          13677                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              131                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples      5028135                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     3.887887                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     3.163310                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         935694     18.61%     18.61% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         720227     14.32%     32.93% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         437959      8.71%     41.64% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         757685     15.07%     56.71% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         246107      4.89%     61.61% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5          94088      1.87%     63.48% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         101174      2.01%     65.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         263900      5.25%     70.74% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1471301     29.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total      5028135                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass       327721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      8027539     41.06%     42.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            1      0.00%     42.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            7      0.00%     42.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       955500      4.89%     47.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc       354900      1.82%     56.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1119400      5.73%     61.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt      1173900      6.00%     68.16% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       682787      3.49%     81.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       436961      2.24%     83.94% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     19548820                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1471301                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.memoryViolations                33                       # Number of memory violations (Cycle)
system.cpu2.commit.stalledBranchMispredicts           42                       # Number of delayed branch squashes (Cycle)
system.cpu2.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu2.commit.regTaints                   600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu2.commit.memTaints                   486053                       # [TPT] Number of m-taint primitives (Count)
system.cpu2.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu2.commitStats0.numInsts            10334209                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              19548820                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP      10334209                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP        19548820                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.486787                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 2.054286                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs           4259250                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts          11193204                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         11440384                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts         3139787                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts        1119463                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass       327721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu      8027539     41.06%     42.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            1      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            7      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd       955500      4.89%     47.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc       354900      1.82%     56.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd      1119400      5.73%     61.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt      1173900      6.00%     68.16% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead       682787      3.49%     81.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite       436961      2.24%     83.94% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     19548820                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl       696365                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl       559851                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       314031                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu2.decltab0.hits                     2012432                       # [TPE] Number of decltab hits (Unspecified)
system.cpu2.decltab0.misses                     85773                       # [TPE] Number of decltab misses (Unspecified)
system.cpu2.decltab0.averagePubBytes             2650                       # [TPE] Average public bytes (Unspecified)
system.cpu2.decltab0.averageBytes                2706                       # [TPE] Average total bytes (Unspecified)
system.cpu2.decltab0.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu2.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu2.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu2.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu2.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu2.decltab1.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu2.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu2.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu2.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu2.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu2.decltab2.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu2.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu2.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu2.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu2.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu2.decltab3.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu2.decode.idleCycles                  935247                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               417061                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  3453453                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               224073                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   171                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              273336                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   34                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              19563371                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  140                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts           19609541                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches          696600                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts        3194656                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts       1119600                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           3.898084                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads       2130365                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites      3058851                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads      17773617                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites     10293751                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads     10295991                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites      6734536                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          4314256                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads      7415151                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches            409934                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      3879133                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    408                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                  68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          476                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1147718                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   52                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples           5030005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             3.889478                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.632847                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 1228230     24.42%     24.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  372628      7.41%     31.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                   54731      1.09%     32.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  259361      5.16%     38.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                   72123      1.43%     39.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  242163      4.81%     44.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 2800769     55.68%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total             5030005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts             10342110                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            2.055857                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches            697090                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.138571                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles      1150124                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      171                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                     26084                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                     524                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              19562663                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3142037                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                1120624                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   17                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      456                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents            36                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect            25                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 140                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                19554968                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               19554828                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 15493516                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 26571910                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       3.887208                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.583079                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                     475597                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu2.lsq0.squashedLoads                   2250                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                 36                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  1161                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads               54563                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            41.765591                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           28.291094                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                798327     25.43%     25.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               73363      2.34%     27.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              180538      5.75%     33.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              280109      8.92%     42.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              462046     14.72%     57.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59              284290      9.05%     66.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69              524250     16.70%     82.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79              252432      8.04%     90.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89              219943      7.01%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               61421      1.96%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109               877      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119              1307      0.04%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               224      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                24      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                 8      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                16      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                21      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179                51      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189                29      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                37      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                22      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229                27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239                24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249                21      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                53      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                43      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                19      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                26      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows             188      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             502                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                3194656                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                1119600                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       26                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1147792                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       89                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   171                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1041872                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                  79070                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  3570781                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles               338111                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              19563115                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                269076                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.renamedOperands           21818064                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   46764227                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                10248559                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 17781727                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             21801943                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   16121                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                   911557                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        23119253                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       39126876                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                10334209                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  19548820                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                         5028899                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              0.486980                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              2.053473                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       19581048                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      53                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      21489280                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  6697                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               52281                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           103689                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 38                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples            5028623                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              4.273393                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.100191                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                    83925      1.67%      1.67% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   369831      7.35%      9.02% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   682052     13.56%     22.59% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   887538     17.65%     40.24% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   759329     15.10%     55.34% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   744072     14.80%     70.13% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   627331     12.48%     82.61% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   425291      8.46%     91.07% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                   449254      8.93%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total              5028623                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  49456      4.97%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                 70822      7.12%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     12.09% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt            16518      1.66%     13.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     13.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     13.74% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult            5952      0.60%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     14.34% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                254267     25.55%     39.89% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               222890     22.40%     62.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead           271981     27.33%     89.61% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          103372     10.39%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass       329117      1.53%      1.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      8028891     37.36%     38.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            1      0.00%     38.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            7      0.00%     38.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       959345      4.46%     43.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     43.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     43.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     43.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     43.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     43.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     43.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     43.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      1310928      6.10%     49.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     49.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     49.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc       354905      1.65%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     51.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1114400      5.19%     56.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     56.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp        54600      0.25%     56.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt      1173915      5.46%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv       109200      0.51%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1829110      8.51%     71.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt        27300      0.13%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     71.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1234195      5.74%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       506571      2.36%     79.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      3504474     16.31%     95.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       952321      4.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      21489280                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        4.273158                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             995258                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.046314                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                23524642                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                8407011                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        8362603                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 25484496                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                11226404                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        11188278                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    9178918                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    12976503                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                     1402                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                             16                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                            276                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    23264039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads       3148960                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      1124024                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       184844                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       172561                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return       136976     19.66%     19.67% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect       137011     19.67%     39.33% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            7      0.00%     39.34% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond       383684     55.08%     94.42% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond        38876      5.58%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total        696556                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            2      0.07%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return          464     17.24%     17.32% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect          500     18.58%     35.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            5      0.19%     36.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond         1350     50.17%     86.25% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond          370     13.75%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total         2691                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect           22      7.56%      7.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            2      0.69%      8.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond          255     87.63%     95.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           12      4.12%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total          291                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return       136512     19.67%     19.67% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect       136511     19.67%     39.35% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            2      0.00%     39.35% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond       382334     55.10%     94.45% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond        38506      5.55%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total       693865                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           13      4.81%      4.81% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            2      0.74%      5.56% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond          254     94.07%     99.63% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond            1      0.37%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total          270                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget       285475     40.98%     40.98% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB       274106     39.35%     80.34% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS       136975     19.66%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total       696556                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch          264     90.72%     90.72% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return           27      9.28%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total          291                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted           383686                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken        98260                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect              291                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss            34                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted          264                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted           27                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups              696556                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                 262                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                 285602                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.410020                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted             51                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return       136976     19.66%     19.67% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect       137011     19.67%     39.33% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            7      0.00%     39.34% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond       383684     55.08%     94.42% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond        38876      5.58%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total       696556                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return       136976     33.33%     33.33% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect           26      0.01%     33.34% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            7      0.00%     33.34% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond       273928     66.66%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond           15      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total       410954                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect           22      8.40%      8.40% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      8.40% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond          228     87.02%     95.42% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           12      4.58%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total          262                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect           22      8.40%      8.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      8.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond          228     87.02%     95.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           12      4.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total          262                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used        25389                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct        25389                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes              137482                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                137481                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes               969                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct       284321                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong        98013                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect        33384                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect           66                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect       323238                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong          218                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong           10                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong           25                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit            3                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit            4                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2           48                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6         5790                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9           64                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10          139                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12           53                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13          335                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14           93                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15          238                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16          428                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17          221                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18          449                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20         1322                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21          817                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22          225                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24         1430                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26         2653                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28         5184                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32        13409                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36          780                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0         5817                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2           21                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6          196                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9          280                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10           93                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11          238                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12          125                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13          639                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14           93                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15          356                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16          718                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17          328                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18          501                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20         1725                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21          850                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22          523                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24         4159                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26         5691                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28        10545                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32          780                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts          52074                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              340                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples      5021775                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     3.888828                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     3.154171                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         913558     18.19%     18.19% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         728715     14.51%     32.70% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         448480      8.93%     41.63% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         762539     15.18%     56.82% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         254485      5.07%     61.89% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5          78523      1.56%     63.45% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          98246      1.96%     65.41% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         282335      5.62%     71.03% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1454894     28.97%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total      5021775                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass       327721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      8012539     41.03%     42.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            1      0.00%     42.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            7      0.00%     42.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       955500      4.89%     47.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      1310402      6.71%     54.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     54.31% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc       354900      1.82%     56.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     56.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1114400      5.71%     61.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.83% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt      1173900      6.01%     68.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1829100      9.37%     78.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     78.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       682787      3.50%     81.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       436961      2.24%     83.92% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2457000     12.58%     96.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     19528820                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1454894                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.memoryViolations                31                       # Number of memory violations (Cycle)
system.cpu3.commit.stalledBranchMispredicts          231                       # Number of delayed branch squashes (Cycle)
system.cpu3.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu3.commit.regTaints                   600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu3.commit.memTaints                   451352                       # [TPT] Number of m-taint primitives (Count)
system.cpu3.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu3.commitStats0.numInsts            10326709                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              19528820                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP      10326709                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP        19528820                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 0.486980                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 2.053473                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs           4259250                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts          11183204                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         11430384                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts         3139787                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts        1119463                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass       327721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu      8012539     41.03%     42.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            1      0.00%     42.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            7      0.00%     42.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd       955500      4.89%     47.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      1310402      6.71%     54.31% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     54.31% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     54.31% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc       354900      1.82%     56.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.13% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd      1114400      5.71%     61.83% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.83% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.11% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt      1173900      6.01%     68.12% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.68% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult      1829100      9.37%     78.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.05% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     78.19% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead       682787      3.50%     81.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite       436961      2.24%     83.92% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead      2457000     12.58%     96.51% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     19528820                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl       693865                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl       557351                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       311531                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu3.decltab0.hits                     2044653                       # [TPE] Number of decltab hits (Unspecified)
system.cpu3.decltab0.misses                    105487                       # [TPE] Number of decltab misses (Unspecified)
system.cpu3.decltab0.averagePubBytes             2622                       # [TPE] Average public bytes (Unspecified)
system.cpu3.decltab0.averageBytes                2674                       # [TPE] Average total bytes (Unspecified)
system.cpu3.decltab0.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu3.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu3.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu3.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu3.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu3.decltab1.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu3.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu3.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu3.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu3.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu3.decltab2.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu3.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu3.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu3.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu3.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu3.decltab3.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu3.decode.idleCycles                 1036910                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               271069                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  3579975                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               140290                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   379                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              274134                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   34                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              19583743                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  146                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts           19605438                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches          694731                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts        3194501                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts       1119648                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           3.898555                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads       2130363                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites      3059441                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads      17749959                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites     10287386                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads     10295763                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites      6737780                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs          4314149                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads      7412716                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches            411081                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      3874726                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    826                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                  85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles          609                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  1150519                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples           5028623                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             3.894698                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.631198                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 1224865     24.36%     24.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  369939      7.36%     31.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                   55012      1.09%     32.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  262268      5.22%     38.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                   68632      1.36%     39.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  243771      4.85%     44.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 2804136     55.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total             5028623                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts             10355203                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            2.059139                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches            696556                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.138511                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles      1152790                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      379                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                     19216                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                     198                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              19581101                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3148960                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                1124024                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   18                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      135                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents            33                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect            27                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          323                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 350                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                19551050                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               19550881                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 15220745                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 25637339                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       3.887706                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.593694                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                     377550                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu3.lsq0.squashedLoads                   9173                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                 33                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  4561                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads               54374                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            23.626614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           27.338823                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1642803     52.32%     52.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              225452      7.18%     59.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              347960     11.08%     70.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              103665      3.30%     73.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              152860      4.87%     78.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59              140112      4.46%     83.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69              220597      7.03%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79              127124      4.05%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89              139579      4.45%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               38216      1.22%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109               861      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               191      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                66      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                39      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                 8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                22      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179                25      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189                44      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows              83      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1038                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                3194501                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1119648                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       20                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1150614                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      111                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   379                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1105737                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                  48155                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  3651400                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles               222952                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              19582716                       # Number of instructions processed by rename (Count)
system.cpu3.rename.IQFullEvents                180408                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.renamedOperands           21844341                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   46821631                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                10271684                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 17777819                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             21784443                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   59898                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                   583442                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        23147684                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       39168650                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                10326709                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  19528820                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                         5050573                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              0.488979                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              2.045077                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       19608242                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                      53                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      20917338                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                  3936                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               38675                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            66687                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 38                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples            5049861                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              4.142161                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             2.031817                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                    84080      1.66%      1.66% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   379576      7.52%      9.18% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   748820     14.83%     24.01% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   925296     18.32%     42.33% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   759540     15.04%     57.37% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   731944     14.49%     71.87% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   697513     13.81%     85.68% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   403460      7.99%     93.67% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                   319632      6.33%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total              5049861                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  56293      7.13%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      7.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                 86036     10.90%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     18.03% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt            24002      3.04%     21.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     21.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     21.08% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult           12713      1.61%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     22.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                195805     24.81%     47.50% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite               183117     23.20%     70.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead           122657     15.54%     86.24% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite          108609     13.76%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass       331101      1.58%      1.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu      8117463     38.81%     40.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult            1      0.00%     40.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv            7      0.00%     40.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       948130      4.53%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     44.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      1306474      6.25%     51.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     51.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     51.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc       350181      1.67%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1110271      5.31%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp        54600      0.26%     58.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt      1166847      5.58%     63.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv       109200      0.52%     64.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1810077      8.65%     73.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt        27300      0.13%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     73.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      1226913      5.87%     79.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       481305      2.30%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2990391     14.30%     95.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       887077      4.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      20917338                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        4.141577                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                             789232                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.037731                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                23555751                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                8498963                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses        8465032                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 24121954                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                11148046                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        11124531                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                    9138031                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    12237438                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                      672                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                             19                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                            712                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                    23268397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads       3133751                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      1132056                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        79397                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       164506                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return       141799     19.64%     19.64% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect       141787     19.64%     39.28% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect            7      0.00%     39.28% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond       395729     54.81%     94.09% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond        42651      5.91%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total        721975                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            2      0.08%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return          487     18.66%     18.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect          476     18.24%     36.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect            5      0.19%     37.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond         1395     53.45%     90.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond          245      9.39%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total         2610                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect           24      7.32%      7.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            2      0.61%      7.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond          290     88.41%     96.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond           12      3.66%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total          328                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return       141312     19.64%     19.64% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect       141311     19.64%     39.29% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            2      0.00%     39.29% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond       394334     54.82%     94.11% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond        42406      5.89%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total       719365                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect           16      7.17%      7.17% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            2      0.90%      8.07% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond          203     91.03%     99.10% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond            2      0.90%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total          223                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget       291471     40.37%     40.37% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB       288706     39.99%     80.36% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS       141798     19.64%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total       721975                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch          212     64.63%     64.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return          116     35.37%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total          328                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted           395731                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken       104313                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect              328                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss            36                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted          212                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted          116                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups              721975                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                 210                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                 385763                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.534316                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted             58                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return       141799     19.64%     19.64% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect       141787     19.64%     39.28% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect            7      0.00%     39.28% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond       395729     54.81%     94.09% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond        42651      5.91%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total       721975                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return       141799     42.18%     42.18% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect           28      0.01%     42.18% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect            7      0.00%     42.19% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond       194360     57.81%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond           16      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total       336212                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect           24     11.43%     11.43% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%     11.43% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond          174     82.86%     94.29% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond           12      5.71%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total          210                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect           24     11.43%     11.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond          174     82.86%     94.29% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond           12      5.71%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total          210                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes              142281                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                142280                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes               968                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                141312                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct             141312                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct       290549                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong       103785                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect        61174                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect          155                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect            8                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect       306585                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong           55                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong           38                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong           33                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit            6                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit           16                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2           72                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6         3968                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9          177                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10         1771                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11           81                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12          180                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13          441                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14         1197                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15         4747                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16         2174                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17          798                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18          783                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19         1207                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20         6509                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21         1783                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22         2984                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24        10289                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26         6001                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28         8462                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32         6159                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36         1639                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0         2567                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2         1590                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6         1912                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9          378                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10           51                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11         3422                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12         1073                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13         1852                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14         3403                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15         2023                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16         2999                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17         3350                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18          469                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19         3095                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20         4133                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21         7028                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22         2280                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24         4694                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26         7911                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28         5866                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32         1326                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts          38481                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              361                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples      5044529                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     3.879375                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     3.135893                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0         897312     17.79%     17.79% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         736103     14.59%     32.38% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         457914      9.08%     41.46% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         781689     15.50%     56.95% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         273441      5.42%     62.37% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5          76343      1.51%     63.89% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          98931      1.96%     65.85% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         278811      5.53%     71.38% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        1443985     28.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total      5044529                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls               141313                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass       330121      1.69%      1.69% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu      8103139     41.41%     43.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult            1      0.00%     43.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv            7      0.00%     43.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       945900      4.83%     47.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.93% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      1305602      6.67%     54.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     54.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     54.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc       350100      1.79%     56.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     56.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1110200      5.67%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt      1166700      5.96%     68.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.86% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.86% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1809900      9.25%     78.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     78.25% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       692387      3.54%     81.79% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       446561      2.28%     84.07% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2435400     12.44%     96.51% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     19569620                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      1443985                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.memoryViolations                37                       # Number of memory violations (Cycle)
system.cpu4.commit.stalledBranchMispredicts           55                       # Number of delayed branch squashes (Cycle)
system.cpu4.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu4.commit.regTaints                   600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu4.commit.memTaints                   425339                       # [TPT] Number of m-taint primitives (Count)
system.cpu4.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu4.commitStats0.numInsts            10328809                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              19569620                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP      10328809                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP        19569620                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 0.488979                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 2.045077                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs           4256850                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts          11119604                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts         11508384                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts         3127787                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts        1129063                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass       330121      1.69%      1.69% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu      8103139     41.41%     43.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            1      0.00%     43.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            7      0.00%     43.09% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd       945900      4.83%     47.93% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.93% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu      1305602      6.67%     54.60% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc       350100      1.79%     56.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd      1110200      5.67%     62.06% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     62.06% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.34% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt      1166700      5.96%     68.30% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.86% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.86% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult      1809900      9.25%     78.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.11% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     78.25% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead       692387      3.54%     81.79% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite       446561      2.28%     84.07% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead      2435400     12.44%     96.51% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     19569620                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl       719365                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl       578051                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       141314                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl       394334                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       325031                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       141313                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       141312                       # Class of control type instructions committed (Count)
system.cpu4.decltab0.hits                     2063061                       # [TPE] Number of decltab hits (Unspecified)
system.cpu4.decltab0.misses                    121209                       # [TPE] Number of decltab misses (Unspecified)
system.cpu4.decltab0.averagePubBytes             2550                       # [TPE] Average public bytes (Unspecified)
system.cpu4.decltab0.averageBytes                2606                       # [TPE] Average total bytes (Unspecified)
system.cpu4.decltab0.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu4.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu4.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu4.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu4.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu4.decltab1.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu4.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu4.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu4.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu4.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu4.decltab2.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu4.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu4.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu4.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu4.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu4.decltab3.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu4.decode.idleCycles                 1214400                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles                19100                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  3811646                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles                 4310                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   405                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved              288730                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   36                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              19611166                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  152                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts           19644242                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches          720438                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts        3183341                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts       1129485                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           3.889508                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads       2192127                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites      3113595                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads      17666096                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites     10226049                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads     10372370                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites      6790428                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs          4312826                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads      7438463                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches            430504                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                      3884429                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    882                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                  69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles          469                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  1162181                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                  158                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples           5049861                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             3.883778                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.630773                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                 1230962     24.38%     24.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  371041      7.35%     31.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                   69885      1.38%     33.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  258357      5.12%     38.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                   70056      1.39%     39.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  250928      4.97%     44.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 2798632     55.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total             5049861                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts             10350434                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            2.049358                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches            721975                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.142949                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles      1164453                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      405                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                     11220                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                     278                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              19608295                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   7                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 3133751                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                1132056                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   18                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      215                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents            39                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           116                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          254                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 370                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                19589745                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               19589563                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 15065408                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 25040237                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       3.878681                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.601648                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                     310280                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu4.lsq0.squashedLoads                   5964                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                 39                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                  2993                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads               54474                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3127787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            10.208319                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev           13.408939                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               2143621     68.53%     68.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              369589     11.82%     80.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              467312     14.94%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39               24975      0.80%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               41792      1.34%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               22062      0.71%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               31110      0.99%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               20605      0.66%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                3621      0.12%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                1381      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109               892      0.03%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119               417      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                58      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                 1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159                26      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                21      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179                28      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189                17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209                12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229                 5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239                20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249                22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows             116      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value             485                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3127787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                3183341                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                1129485                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                       20                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1162257                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       93                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   405                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1216490                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                  12571                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  3813704                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles                 6691                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              19610155                       # Number of instructions processed by rename (Count)
system.cpu4.rename.IQFullEvents                  5425                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.renamedOperands           21907456                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   46940593                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                10337312                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 17683241                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             21859743                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   47713                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                    17018                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        23208567                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       39221632                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                10328809                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  19569620                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                         5026399                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              0.486370                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              2.056046                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       19562291                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                      53                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      22461247                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                  1244                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               12724                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            23976                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 38                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples            5026099                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              4.468923                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             2.234111                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                   113634      2.26%      2.26% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   370569      7.37%      9.63% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   572918     11.40%     21.03% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   852344     16.96%     37.99% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   691036     13.75%     51.74% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   724159     14.41%     66.15% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   603862     12.01%     78.16% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   400917      7.98%     86.14% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                   696660     13.86%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total              5026099                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  50092      3.91%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      3.91% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                 24730      1.93%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%      5.84% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt             2573      0.20%      6.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%      6.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%      6.04% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult            1218      0.10%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%      6.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                305526     23.83%     29.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite               266768     20.81%     50.78% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead           533963     41.66%     92.43% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           96985      7.57%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass       328104      1.46%      1.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      8032193     35.76%     37.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult            1      0.00%     37.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            7      0.00%     37.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       956296      4.26%     41.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     41.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     41.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     41.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     41.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     41.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     41.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     41.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     41.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     41.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu      1310592      5.83%     47.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     47.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     47.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc       354907      1.58%     48.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     48.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     48.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     48.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     48.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     48.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1119601      4.98%     53.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp        54600      0.24%     54.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt      1173914      5.23%     59.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv       109200      0.49%     59.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1829112      8.14%     67.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt        27300      0.12%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     68.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1275981      5.68%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       559050      2.49%     76.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      4281622     19.06%     95.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1048767      4.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      22461247                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        4.468656                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                            1281855                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.057070                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                23796636                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                8370603                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        8360330                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 27435056                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                11204498                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        11194909                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    9366175                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    14048823                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                      340                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                             17                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                            300                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                    23272573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads       3141792                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      1120627                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       370401                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       194083                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return       136607     19.59%     19.59% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect       136651     19.60%     39.20% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect            7      0.00%     39.20% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond       382710     54.89%     94.09% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond        41196      5.91%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total        697173                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            2      0.28%      0.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return           95     13.42%     13.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect          140     19.77%     33.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect            5      0.71%     34.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond          376     53.11%     87.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond           90     12.71%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total          708                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect           22     22.68%     22.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            2      2.06%     24.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond           61     62.89%     87.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond           12     12.37%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total           97                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return       136512     19.60%     19.60% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect       136511     19.60%     39.20% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            2      0.00%     39.20% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond       382334     54.90%     94.10% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond        41106      5.90%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total       696465                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect           12     15.58%     15.58% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            2      2.60%     18.18% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond           61     79.22%     97.40% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond            2      2.60%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total           77                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget       287273     41.21%     41.21% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB       273294     39.20%     80.41% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS       136606     19.59%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total       697173                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch           74     76.29%     76.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return           23     23.71%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total           97                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted           382712                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken        95492                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect               97                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss            35                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted           74                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted           23                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups              697173                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                  72                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 287178                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.411918                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted             51                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return       136607     19.59%     19.59% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect       136651     19.60%     39.20% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect            7      0.00%     39.20% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond       382710     54.89%     94.09% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond        41196      5.91%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total       697173                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return       136607     33.32%     33.32% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect           26      0.01%     33.33% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect            7      0.00%     33.33% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond       273337     66.67%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond           16      0.00%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total       409995                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect           22     30.56%     30.56% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%     30.56% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond           38     52.78%     83.33% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond           12     16.67%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total           72                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect           22     30.56%     30.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%     30.56% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond           38     52.78%     83.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond           12     16.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total           72                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used        25909                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct        25909                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes              136753                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                136752                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes               240                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct       286921                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong        95413                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect        45582                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect           56                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect       310725                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong           26                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong           10                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong           23                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit            5                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit            6                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2            3                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6        17852                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9           47                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10          602                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11            9                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13          549                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14           75                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15          532                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17          549                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18           74                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19         1813                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20          147                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21           44                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22         2251                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24         3745                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26         8247                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28         5986                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32         1290                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36         1859                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0        17824                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2           31                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6          647                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9            2                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10          585                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11          125                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13          549                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14          530                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15          608                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17         1249                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18          598                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19         5425                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20          120                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22         7248                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24         6498                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26         1871                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28          786                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32          978                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.commitSquashedInsts          12547                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              152                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples      5024345                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     3.890979                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     3.159005                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0         932156     18.55%     18.55% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         715960     14.25%     32.80% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         437892      8.72%     41.52% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         757016     15.07%     56.58% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         250225      4.98%     61.57% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5          93960      1.87%     63.44% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         105536      2.10%     65.54% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         269888      5.37%     70.91% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8        1461712     29.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total      5024345                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass       327721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      8028139     41.07%     42.74% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult            1      0.00%     42.74% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            7      0.00%     42.74% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       955500      4.89%     47.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc       354900      1.82%     56.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1119600      5.73%     61.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt      1173900      6.00%     68.16% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.72% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       682787      3.49%     81.71% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       436961      2.24%     83.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     19549620                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples      1461712                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.memoryViolations                32                       # Number of memory violations (Cycle)
system.cpu5.commit.stalledBranchMispredicts           39                       # Number of delayed branch squashes (Cycle)
system.cpu5.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu5.commit.regTaints                   600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu5.commit.memTaints                   485157                       # [TPT] Number of m-taint primitives (Count)
system.cpu5.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu5.commitStats0.numInsts            10334509                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps              19549620                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP      10334509                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP        19549620                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 0.486370                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 2.056046                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs           4259250                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts          11193604                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts         11440784                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         3139787                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts        1119463                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass       327721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      8028139     41.07%     42.74% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            1      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            7      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd       955500      4.89%     47.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc       354900      1.82%     56.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd      1119600      5.73%     61.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt      1173900      6.00%     68.16% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.72% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead       682787      3.49%     81.71% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       436961      2.24%     83.94% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total     19549620                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl       696465                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl       559951                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       314131                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu5.decltab0.hits                     2013435                       # [TPE] Number of decltab hits (Unspecified)
system.cpu5.decltab0.misses                     86272                       # [TPE] Number of decltab misses (Unspecified)
system.cpu5.decltab0.averagePubBytes             2618                       # [TPE] Average public bytes (Unspecified)
system.cpu5.decltab0.averageBytes                2686                       # [TPE] Average total bytes (Unspecified)
system.cpu5.decltab0.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu5.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu5.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu5.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu5.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu5.decltab1.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu5.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu5.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu5.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu5.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu5.decltab2.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu5.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu5.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu5.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu5.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu5.decltab3.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu5.decode.idleCycles                  953105                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles               388624                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  3475023                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               209156                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   191                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              273323                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   34                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              19563079                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  145                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts           19609993                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches          696695                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts        3194660                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts       1119645                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           3.901400                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads       2130368                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites      3058873                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads      17774572                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites     10294020                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads     10296228                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      6734561                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          4314305                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      7415328                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches            409900                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      3875450                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    450                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                  91                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles          640                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  1147631                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   45                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples           5026099                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             3.892449                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.631695                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 1224441     24.36%     24.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  372611      7.41%     31.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                   54711      1.09%     32.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  259291      5.16%     38.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                   72072      1.43%     39.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  242197      4.82%     44.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 2800776     55.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total             5026099                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts             10341871                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            2.057511                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches            697173                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.138702                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles      1149693                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      191                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                     20873                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                     588                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              19562344                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 3141792                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                1120627                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   18                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      555                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents            33                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect            23                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 163                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                19555412                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               19555239                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 15486386                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 26543635                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       3.890507                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.583431                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                     472981                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu5.lsq0.squashedLoads                   2005                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                 33                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                  1164                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads               54558                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            40.952931                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev           28.055560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                816375     26.00%     26.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               79689      2.54%     28.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              191179      6.09%     34.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              284658      9.07%     43.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              467513     14.89%     58.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59              269582      8.59%     67.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69              519974     16.56%     83.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79              244550      7.79%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89              206855      6.59%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               56571      1.80%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109              1129      0.04%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119              1289      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129               158      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139                27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                 8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169                18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179                31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189                24      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows              48      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value             361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                3194660                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                1119645                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       21                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        1                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1147729                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      114                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   191                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1053265                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                  67236                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  3583949                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles               321458                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              19562813                       # Number of instructions processed by rename (Count)
system.cpu5.rename.IQFullEvents                257500                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.renamedOperands           21817495                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   46763181                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                10248207                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 17781703                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             21802643                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   14852                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                   850973                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        23124722                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       39126099                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                10334509                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  19549620                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                         5037023                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              0.487398                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              2.051710                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       19595582                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                      53                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      22193631                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                  5660                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               46015                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            93248                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 38                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples            5036695                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              4.406388                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             2.191445                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                   101739      2.02%      2.02% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   378099      7.51%      9.53% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   619262     12.30%     21.82% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   833862     16.56%     38.38% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   713181     14.16%     52.54% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   749021     14.87%     67.41% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   623822     12.39%     79.79% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   407011      8.08%     87.88% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                   610698     12.12%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total              5036695                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  52815      4.41%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      4.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                 40268      3.36%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      7.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt             6674      0.56%      8.32% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      8.32% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult            3434      0.29%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%      8.61% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                297920     24.86%     33.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite               255659     21.33%     54.80% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead           443081     36.97%     91.77% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           98580      8.23%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass       328880      1.48%      1.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu      8042429     36.24%     37.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult            1      0.00%     37.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            7      0.00%     37.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       958588      4.32%     42.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     42.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     42.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     42.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     42.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     42.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     42.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     42.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     42.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     42.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu      1310971      5.91%     47.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     47.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     47.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc       354907      1.60%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1119602      5.04%     54.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     54.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp        54600      0.25%     54.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt      1173913      5.29%     60.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv       109200      0.49%     60.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1829111      8.24%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt        27300      0.12%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     68.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      1263694      5.69%     74.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       544574      2.45%     77.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      4053197     18.26%     95.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1022657      4.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      22193631                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        4.406101                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                            1198431                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.053999                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                23761225                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                8408065                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses        8370880                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 26866823                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                11233618                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        11197889                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                    9333012                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    13730170                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                     1028                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                             17                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                            328                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                    23276976                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads       3147339                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      1123675                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       307192                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       184215                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return       136900     19.59%     19.59% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect       136957     19.60%     39.19% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect            7      0.00%     39.19% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond       383576     54.89%     94.07% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond        41418      5.93%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total        698860                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            2      0.08%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return          388     16.20%     16.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect          446     18.62%     34.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect            5      0.21%     35.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond         1242     51.86%     86.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond          312     13.03%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total         2395                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect           22      9.69%      9.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            2      0.88%     10.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond          191     84.14%     94.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond           12      5.29%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total          227                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return       136512     19.60%     19.60% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect       136511     19.60%     39.20% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            2      0.00%     39.20% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond       382334     54.90%     94.10% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond        41106      5.90%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total       696465                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect           14      6.70%      6.70% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            2      0.96%      7.66% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond          191     91.39%     99.04% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond            2      0.96%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total          209                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget       287921     41.20%     41.20% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB       274040     39.21%     80.41% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS       136899     19.59%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total       698860                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch          183     80.62%     80.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return           44     19.38%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total          227                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted           383578                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken        95707                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect              227                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss            34                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted          183                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted           44                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups              698860                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                 181                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                 288015                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.412121                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted             51                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups              7                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses               7                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return       136900     19.59%     19.59% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect       136957     19.60%     39.19% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect            7      0.00%     39.19% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond       383576     54.89%     94.07% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond        41418      5.93%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total       698860                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return       136900     33.32%     33.32% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect           26      0.01%     33.33% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect            7      0.00%     33.33% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond       273894     66.67%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond           16      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total       410845                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect           22     12.15%     12.15% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%     12.15% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond          147     81.22%     93.37% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond           12      6.63%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total          181                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect           22     12.15%     12.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.15% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond          147     81.22%     93.37% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond           12      6.63%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total          181                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups            7                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses            7                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords            9                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used        21021                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct        21021                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes              137352                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                137351                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes               839                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct       286921                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong        95413                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect        44469                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect           73                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect       316575                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong          152                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong           15                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong           23                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit          123                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit            7                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2           38                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6        12689                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9         1914                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10          230                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11           31                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12           10                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13           26                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14          415                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15          351                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16          666                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17          842                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18          377                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19         1233                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20          189                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21         1997                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22          219                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24         3507                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26         6196                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28         7108                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32         5190                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36         1481                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0        12504                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2          223                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6         2140                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9           30                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10          456                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11          237                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12          429                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13          114                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14          614                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15          159                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16          977                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17         1537                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18         1128                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19         2482                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20          460                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21         1724                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22          295                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24         9923                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26         3536                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28         4848                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32          893                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.commitSquashedInsts          45838                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              274                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples      5030690                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     3.886071                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     3.155403                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         923271     18.35%     18.35% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1         727372     14.46%     32.81% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         440533      8.76%     41.57% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         764422     15.20%     56.76% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         252888      5.03%     61.79% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5          90457      1.80%     63.59% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          99662      1.98%     65.57% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         270573      5.38%     70.95% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        1461512     29.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total      5030690                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass       327721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu      8028139     41.07%     42.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult            1      0.00%     42.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            7      0.00%     42.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       955500      4.89%     47.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc       354900      1.82%     56.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1119600      5.73%     61.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt      1173900      6.00%     68.16% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.72% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       682787      3.49%     81.71% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       436961      2.24%     83.94% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     19549620                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      1461512                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.memoryViolations                31                       # Number of memory violations (Cycle)
system.cpu6.commit.stalledBranchMispredicts          168                       # Number of delayed branch squashes (Cycle)
system.cpu6.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu6.commit.regTaints                   600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu6.commit.memTaints                   473935                       # [TPT] Number of m-taint primitives (Count)
system.cpu6.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu6.commitStats0.numInsts            10334509                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              19549620                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP      10334509                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP        19549620                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 0.487398                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 2.051710                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs           4259250                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts          11193604                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts         11440784                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         3139787                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts        1119463                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass       327721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      8028139     41.07%     42.74% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            1      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            7      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd       955500      4.89%     47.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc       354900      1.82%     56.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd      1119600      5.73%     61.87% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt      1173900      6.00%     68.16% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.72% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.72% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead       682787      3.49%     81.71% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite       436961      2.24%     83.94% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     19549620                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl       696465                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl       559951                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       314131                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu6.decltab0.hits                     2024656                       # [TPE] Number of decltab hits (Unspecified)
system.cpu6.decltab0.misses                     92959                       # [TPE] Number of decltab misses (Unspecified)
system.cpu6.decltab0.averagePubBytes             2678                       # [TPE] Average public bytes (Unspecified)
system.cpu6.decltab0.averageBytes                2730                       # [TPE] Average total bytes (Unspecified)
system.cpu6.decltab0.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu6.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu6.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu6.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu6.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu6.decltab1.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu6.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu6.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu6.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu6.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu6.decltab2.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu6.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu6.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu6.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu6.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu6.decltab3.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu6.decode.idleCycles                  937987                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles               413825                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  3461400                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               223171                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   312                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved              274069                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   34                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              19597711                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  146                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts           19623382                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches          697187                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts        3194528                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts       1119651                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           3.895829                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads       2130371                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites      3059303                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads      17775960                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites     10297000                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads     10299922                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      6743840                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          4314179                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      7419648                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches            410939                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                      3883459                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    692                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                  82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles          584                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  1150051                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   63                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples           5036695                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             3.891201                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.632001                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 1227566     24.37%     24.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  373942      7.42%     31.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                   54935      1.09%     32.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  259630      5.15%     38.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                   72742      1.44%     39.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  242158      4.81%     44.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 2805722     55.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total             5036695                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts             10359611                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            2.056693                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches            698860                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.138745                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles      1152224                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      312                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                     23799                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                     199                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              19595635                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 3147339                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                1123675                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   18                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      129                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents            33                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect            44                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          239                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 283                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                19568926                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               19568769                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 15420389                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 26292691                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       3.884987                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.586490                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                     442382                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu6.lsq0.squashedLoads                   7552                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                 33                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                  4212                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads               54426                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            36.780941                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev           29.568616                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1060247     33.77%     33.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19              124167      3.95%     37.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              211364      6.73%     44.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              214520      6.83%     51.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              341836     10.89%     62.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59              258791      8.24%     70.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69              419651     13.37%     83.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79              227337      7.24%     91.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89              219767      7.00%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               60696      1.93%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109               757      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119               219      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                37      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                11      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159                20      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179                44      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189                57      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                48      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209                35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219                30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows              60      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value             975                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                3194528                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                1119651                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                       25                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1150140                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      105                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   312                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1044148                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                  74382                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  3578372                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles               339481                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              19596581                       # Number of instructions processed by rename (Count)
system.cpu6.rename.IQFullEvents                271016                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.renamedOperands           21855565                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   46845219                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                10271257                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 17801938                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             21802643                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   52922                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                   902773                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        23164558                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       39196932                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                10334509                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  19549620                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                         5031029                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              0.487219                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              2.052465                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       19596277                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                      53                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      21519093                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                  5535                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               54710                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            96086                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 38                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples            5030676                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              4.277575                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             2.139288                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                   102576      2.04%      2.04% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   373395      7.42%      9.46% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   655953     13.04%     22.50% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   939353     18.67%     41.17% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   712557     14.16%     55.34% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   724350     14.40%     69.74% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   607433     12.07%     81.81% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   421315      8.37%     90.19% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                   493744      9.81%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total              5030676                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  48735      4.97%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      4.97% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                 64186      6.54%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     11.51% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt            15717      1.60%     13.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     13.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     13.11% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult            6238      0.64%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     13.75% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                218654     22.28%     36.03% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite               196546     20.03%     56.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead           327279     33.35%     89.41% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite          103916     10.59%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass       330056      1.53%      1.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu      8064986     37.48%     39.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult            1      0.00%     39.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            7      0.00%     39.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       954954      4.44%     43.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     43.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     43.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     43.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     43.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     43.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     43.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     43.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu      1309676      6.09%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     49.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc       353133      1.64%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     51.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1111825      5.17%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     56.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp        54600      0.25%     56.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt      1171263      5.44%     62.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv       109200      0.51%     62.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1821572      8.46%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt        27300      0.13%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     71.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      1243291      5.78%     76.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       510110      2.37%     79.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      3506850     16.30%     95.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       950269      4.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      21519093                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        4.277275                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                             981271                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.045600                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                23560558                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                8447917                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses        8405913                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 25495110                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                11203162                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        11162225                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                    9165113                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    13005195                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                     1567                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                             20                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                            353                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                    23282681                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads       3143894                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      1127866                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       197836                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       179953                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return       139088     19.67%     19.67% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect       139089     19.67%     39.35% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect            6      0.00%     39.35% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond       388858     55.01%     94.36% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond        39904      5.64%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total        706947                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            2      0.07%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return          576     19.32%     19.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect          578     19.38%     38.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect            4      0.13%     38.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond         1524     51.11%     90.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond          298      9.99%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total         2982                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect           24      5.91%      5.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            2      0.49%      6.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond          368     90.64%     97.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond           12      2.96%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total          406                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return       138512     19.68%     19.68% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect       138511     19.68%     39.35% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            2      0.00%     39.35% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond       387334     55.02%     94.37% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond        39606      5.63%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total       703965                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect           15      4.39%      4.39% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            2      0.58%      4.97% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond          323     94.44%     99.42% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond            2      0.58%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total          342                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget       287582     40.68%     40.68% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB       280278     39.65%     80.33% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS       139087     19.67%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total       706947                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch          332     81.77%     81.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return           74     18.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total          406                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted           388860                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken       101334                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect              406                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss            37                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted          332                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted           74                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups              706947                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                 330                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                 374161                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.529263                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted             58                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups              6                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses               6                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return       139088     19.67%     19.67% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect       139089     19.67%     39.35% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect            6      0.00%     39.35% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond       388858     55.01%     94.36% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond        39904      5.64%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total       706947                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return       139088     41.80%     41.80% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect           30      0.01%     41.80% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect            6      0.00%     41.81% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond       193644     58.19%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond           16      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total       332786                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect           24      7.27%      7.27% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      7.27% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond          294     89.09%     96.36% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond           12      3.64%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total          330                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect           24      7.27%      7.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      7.27% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond          294     89.09%     96.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond           12      3.64%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total          330                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes              139671                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                139670                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes              1158                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                138512                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct             138512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct       286421                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong       100913                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect       113193                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect          170                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect            9                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect       273634                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong          268                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong           15                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong           32                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit            6                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit           10                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2           31                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6        17164                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9          674                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10        28889                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11           99                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12           10                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13           36                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14         5921                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15         1808                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16         1648                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17          325                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18         2189                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19         3979                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20         1152                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21        10962                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22         2052                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24         2769                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26        12235                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28         6451                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32        14193                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36         1059                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0        11240                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2         5955                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6        29451                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9          118                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10         3645                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11          164                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12         3104                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13         1284                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14         3382                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15          803                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16         2145                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17         1819                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18         4878                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19         2905                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20         7216                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21        12002                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22         2100                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24         4733                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26         4241                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28        11402                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32         1059                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.commitSquashedInsts          54470                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              443                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples      5023382                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     3.890132                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     3.148409                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         908573     18.09%     18.09% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1         725682     14.45%     32.53% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         450987      8.98%     41.51% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         763160     15.19%     56.70% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         261755      5.21%     61.91% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5          83687      1.67%     63.58% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         102011      2.03%     65.61% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         273253      5.44%     71.05% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        1454274     28.95%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total      5023382                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls               138513                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass       328721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu      8047139     41.18%     42.86% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult            1      0.00%     42.86% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            7      0.00%     42.86% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       951500      4.87%     47.73% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     47.73% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     47.73% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     47.73% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.73% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     47.73% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     47.73% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     47.73% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     47.73% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.73% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu      1308402      6.70%     54.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     54.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     54.43% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc       352900      1.81%     56.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     56.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     56.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     56.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     56.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1111600      5.69%     61.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.20% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt      1170900      5.99%     68.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.75% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1821100      9.32%     78.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       686787      3.51%     81.72% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       440961      2.26%     83.98% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2448000     12.53%     96.51% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     19541620                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      1454274                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.memoryViolations                38                       # Number of memory violations (Cycle)
system.cpu7.commit.stalledBranchMispredicts          137                       # Number of delayed branch squashes (Cycle)
system.cpu7.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu7.commit.regTaints                   600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu7.commit.memTaints                   450864                       # [TPT] Number of m-taint primitives (Count)
system.cpu7.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu7.commitStats0.numInsts            10326009                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps              19541620                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP      10326009                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP        19541620                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 0.487219                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 2.052465                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs           4258250                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts          11154604                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts         11460784                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts         3134787                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts        1123463                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass       328721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu      8047139     41.18%     42.86% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            1      0.00%     42.86% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            7      0.00%     42.86% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd       951500      4.87%     47.73% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     47.73% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     47.73% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     47.73% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.73% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     47.73% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     47.73% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.73% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     47.73% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.73% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu      1308402      6.70%     54.43% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     54.43% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     54.43% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc       352900      1.81%     56.23% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     56.23% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.23% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     56.23% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     56.23% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.23% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd      1111600      5.69%     61.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.20% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt      1170900      5.99%     68.19% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.75% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult      1821100      9.32%     78.07% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead       686787      3.51%     81.72% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite       440961      2.26%     83.98% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead      2448000     12.53%     96.51% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total     19541620                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl       703965                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl       565451                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl       138514                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl       387334                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl       316631                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall       138513                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn       138512                       # Class of control type instructions committed (Count)
system.cpu7.decltab0.hits                     2042344                       # [TPE] Number of decltab hits (Unspecified)
system.cpu7.decltab0.misses                    105304                       # [TPE] Number of decltab misses (Unspecified)
system.cpu7.decltab0.averagePubBytes             2510                       # [TPE] Average public bytes (Unspecified)
system.cpu7.decltab0.averageBytes                2574                       # [TPE] Average total bytes (Unspecified)
system.cpu7.decltab0.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu7.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu7.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu7.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu7.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu7.decltab1.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu7.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu7.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu7.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu7.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu7.decltab2.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu7.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu7.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu7.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu7.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu7.decltab3.averageSamples                50                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu7.decode.idleCycles                 1210981                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles                11558                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  3806150                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles                 1498                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   489                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved              280300                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   36                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              19599818                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  157                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts           19622981                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches          705023                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts        3191164                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts       1123814                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           3.900391                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads       2156318                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites      3082765                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads      17713546                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites     10262449                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads     10329597                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites      6760699                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs          4314978                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads      7424393                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches            419365                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                      3871155                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                   1050                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles          510                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  1156003                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   79                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples           5030676                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             3.896477                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.628940                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 1221146     24.27%     24.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  368719      7.33%     31.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                   61289      1.22%     32.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  261238      5.19%     38.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                   67315      1.34%     39.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  248173      4.93%     44.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 2802796     55.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total             5030676                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts             10356945                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            2.058614                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches            706947                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.140517                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles      1158411                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      489                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                      9202                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                      58                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              19596330                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   7                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 3143894                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                1127866                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   18                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                       37                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents            39                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect            74                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          379                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 453                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                19568528                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               19568138                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 15230773                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 25633541                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       3.889490                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.594174                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                     378805                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu7.lsq0.squashedLoads                   9107                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                 39                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                  4403                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads               54432                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3134787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            20.592228                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev           22.657702                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1632266     52.07%     52.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19              236114      7.53%     59.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              400336     12.77%     72.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              148529      4.74%     77.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              276477      8.82%     85.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59              122601      3.91%     89.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69              184488      5.89%     95.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79              131950      4.21%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                1098      0.04%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                 395      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109               122      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                49      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                23      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                29      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                26      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169                28      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179                19      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189                39      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289                15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows              50      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value             710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3134787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                3191164                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                1123814                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                       20                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        2                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1156085                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       99                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   489                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1211832                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                   9728                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  3806716                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles                 1911                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              19598144                       # Number of instructions processed by rename (Count)
system.cpu7.rename.IQFullEvents                  1506                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.renamedOperands           21875733                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   46882156                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                10300936                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 17742438                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             21812143                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   63590                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                     5186                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        23165107                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       39199526                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                10326009                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  19541620                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                         8700280                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              0.842054                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              1.187572                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       19566898                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                      47                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      19799295                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                   142                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined                2925                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined             4662                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 32                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples            8700076                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              2.275761                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.345133                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                   747062      8.59%      8.59% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  1885792     21.68%     30.26% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  2460527     28.28%     58.54% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                  2029226     23.32%     81.87% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                  1072078     12.32%     94.19% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   434189      4.99%     99.18% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                    52961      0.61%     99.79% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                    18180      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                       61      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total              8700076                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                     10      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     7      0.03%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                1      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                    42      0.15%      0.22% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                   12      0.04%      0.26% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead               79      0.29%      0.55% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           27213     99.45%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass       329240      1.66%      1.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu      8075049     40.78%     42.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult            1      0.00%     42.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv            7      0.00%     42.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       950072      4.80%     47.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     47.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     47.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     47.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     47.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     47.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     47.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     47.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu      1307635      6.60%     53.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     53.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     53.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc       352105      1.78%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     55.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd      1114803      5.63%     61.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     61.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt      1169708      5.91%     67.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv       109200      0.55%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult      1817907      9.18%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       690909      3.49%     80.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       442687      2.24%     83.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      2554756     12.90%     95.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       803316      4.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      19799295                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        2.275708                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              27364                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.001382                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                25532332                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                8415998                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses        8413353                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 22793840                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                11153886                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses        11152094                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                    8086875                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                    11410544                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                      217                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                             17                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                            204                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                    17115978                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads       3133268                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      1125254                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads         7532                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        28380                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return       139417     19.62%     19.62% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect       139379     19.61%     39.23% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect            6      0.00%     39.23% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond       389545     54.82%     94.05% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond        42271      5.95%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total        710620                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch            2      0.44%      0.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return          105     23.08%     23.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect           68     14.95%     38.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect            4      0.88%     39.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond          211     46.37%     85.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond           65     14.29%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total          455                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect           24     17.91%     17.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect            2      1.49%     19.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond           97     72.39%     91.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond           11      8.21%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total          134                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return       139312     19.62%     19.62% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect       139311     19.62%     39.23% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect            2      0.00%     39.23% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond       389334     54.82%     94.06% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond        42206      5.94%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total       710165                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect           13     11.93%     11.93% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect            2      1.83%     13.76% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond           94     86.24%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total          109                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget       289644     40.76%     40.76% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB       281560     39.62%     80.38% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS       139416     19.62%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total       710620                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch          102     76.12%     76.12% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return           32     23.88%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total          134                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted           389547                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken        99966                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect              134                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss            37                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted          102                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted           32                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups              710620                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                 100                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                 378450                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.532563                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted             57                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups              6                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses               6                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return       139417     19.62%     19.62% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect       139379     19.61%     39.23% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect            6      0.00%     39.23% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond       389545     54.82%     94.05% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond        42271      5.95%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total       710620                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return       139417     41.97%     41.97% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect           32      0.01%     41.98% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect            6      0.00%     41.98% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond       192694     58.01%     99.99% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond           19      0.01%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total       332170                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect           24     24.00%     24.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%     24.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond           65     65.00%     89.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond           11     11.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total          100                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect           24     24.00%     24.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond           65     65.00%     89.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond           11     11.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total          100                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used        26055                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct        26055                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes              139490                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                139489                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes               177                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                139312                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct             139312                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct       289421                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong        99913                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect        57022                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect           79                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect            5                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect       306081                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong           42                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong           22                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong           27                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit            7                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit           13                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2           49                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6          842                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9            2                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10          737                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11          197                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12          511                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13         1794                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14          105                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15         1201                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16          829                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17         2933                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18         2298                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19         1581                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20          123                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21        16357                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22         1506                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24         9220                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26         3619                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28         9201                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32         2277                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36         1783                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0          155                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2          839                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6          739                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9         1201                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10          313                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11          697                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12         1295                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13         1126                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14          832                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15         4076                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16         1049                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17        13606                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18         1406                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19         4131                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20           37                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21         3223                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22         9382                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24          460                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26         8935                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28         2579                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32         1084                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.commitSquashedInsts           2839                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              163                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples      8699573                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     2.248848                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.877857                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0        1482974     17.05%     17.05% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        2271175     26.11%     43.15% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2        1406807     16.17%     59.32% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3        1784155     20.51%     79.83% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         749473      8.62%     88.45% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         444613      5.11%     93.56% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         202720      2.33%     95.89% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         171759      1.97%     97.86% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         185897      2.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total      8699573                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls               139313                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass       329121      1.68%      1.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu      8073939     41.27%     42.95% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult            1      0.00%     42.95% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv            7      0.00%     42.95% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       949900      4.86%     47.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     47.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     47.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     47.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     47.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     47.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     47.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     47.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.81% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu      1307602      6.68%     54.49% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     54.49% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     54.49% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc       352100      1.80%     56.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     56.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     56.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     56.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     56.29% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd      1114800      5.70%     61.99% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.27% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt      1169700      5.98%     68.25% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult      1817900      9.29%     78.10% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.10% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.10% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     78.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       688387      3.52%     81.75% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       442561      2.26%     84.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      2444400     12.49%     96.51% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     19564020                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       185897                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.memoryViolations                12                       # Number of memory violations (Cycle)
system.cpu8.commit.stalledBranchMispredicts           15                       # Number of delayed branch squashes (Cycle)
system.cpu8.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu8.commit.regTaints                   600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu8.commit.memTaints                   167261                       # [TPT] Number of m-taint primitives (Count)
system.cpu8.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu8.commitStats0.numInsts            10332209                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps              19564020                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP      10332209                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP        19564020                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 0.842054                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 1.187572                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs           4257850                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts          11151804                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts         11481584                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts         3132787                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts        1125063                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass       329121      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu      8073939     41.27%     42.95% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            1      0.00%     42.95% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            7      0.00%     42.95% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd       949900      4.86%     47.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     47.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     47.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     47.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     47.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     47.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0      0.00%     47.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.81% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu      1307602      6.68%     54.49% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0      0.00%     54.49% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc       352100      1.80%     56.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     56.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     56.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     56.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.29% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd      1114800      5.70%     61.99% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.99% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.27% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt      1169700      5.98%     68.25% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult      1817900      9.29%     78.10% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.10% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.10% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     78.24% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead       688387      3.52%     81.75% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite       442561      2.26%     84.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead      2444400     12.49%     96.51% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total     19564020                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl       710165                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl       570851                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl       139314                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl       389334                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl       320831                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall       139313                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn       139312                       # Class of control type instructions committed (Count)
system.cpu8.decltab0.hits                     2325304                       # [TPE] Number of decltab hits (Unspecified)
system.cpu8.decltab0.misses                    163985                       # [TPE] Number of decltab misses (Unspecified)
system.cpu8.decltab0.averagePubBytes             2858                       # [TPE] Average public bytes (Unspecified)
system.cpu8.decltab0.averageBytes                2870                       # [TPE] Average total bytes (Unspecified)
system.cpu8.decltab0.averageSamples                87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu8.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu8.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu8.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu8.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu8.decltab1.averageSamples                87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu8.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu8.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu8.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu8.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu8.decltab2.averageSamples                87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu8.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu8.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu8.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu8.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu8.decltab3.averageSamples                87                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu8.decode.idleCycles                 1089152                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles              4349281                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                      475                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles              3260986                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   182                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved              281509                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   36                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              19567729                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                   73                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts           19592953                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches          710241                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts        3160289                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts       1125144                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           2.251991                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads       2165362                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites      3089529                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads      17712199                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites     10252589                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads     10308931                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites      6760344                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs          4285433                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads      7398245                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches            420976                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                      7543372                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                    434                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.tlbCycles                         1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu8.fetch.miscStallCycles                  66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles          476                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                  1154246                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   44                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples           8700076                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             2.249525                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.633532                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                 4472309     51.41%     51.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  423196      4.86%     56.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  364681      4.19%     60.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  397619      4.57%     65.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  345311      3.97%     69.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                  337384      3.88%     72.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                 2359576     27.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total             8700076                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts             10335723                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            1.187976                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches            710620                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.081678                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles      1155944                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      182                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                       321                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              19566945                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                  36                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 3133268                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                1125254                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   16                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents            14                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect            32                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 167                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                19565537                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               19565447                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 12698224                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 18871762                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       2.248830                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.672869                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                       3340                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu8.lsq0.squashedLoads                    481                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                 14                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   191                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads               27315                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           3132787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean             3.148030                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev            1.778320                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               3111106     99.31%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19               21328      0.68%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                  84      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                  65      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                  30      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                  14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                  21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                   5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows              27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value             435                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             3132787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                3160289                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                1125144                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                       57                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        4                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                1154319                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       98                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   182                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                 2176290                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                   1114                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  2174309                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles              4348181                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              19567441                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                   38                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.renamedOperands           21842467                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   46809273                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                10283070                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                 17713651                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             21838343                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                    4124                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  8696521                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        28080457                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       39134225                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                10332209                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  19564020                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                         8691265                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              0.841068                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              1.188965                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       19548920                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                      47                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      19783082                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                    79                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined                1747                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined             2751                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 32                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples            8691131                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              2.276238                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.344526                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                   741715      8.53%      8.53% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                  1889312     21.74%     30.27% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  2454608     28.24%     58.52% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                  2034049     23.40%     81.92% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                  1063851     12.24%     94.16% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   437220      5.03%     99.19% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                    51798      0.60%     99.79% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                    18509      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                       69      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total              8691131                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                     10      0.04%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      0.04% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                    11      0.04%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                2      0.01%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%      0.08% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               1      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%      0.09% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                    47      0.17%      0.26% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                    5      0.02%      0.28% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead               92      0.34%      0.61% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           27178     99.39%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass       327835      1.66%      1.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      8027029     40.58%     42.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult            1      0.00%     42.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv            7      0.00%     42.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       955575      4.83%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu      1310417      6.62%     53.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     53.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     53.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc       354903      1.79%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     55.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd      1119001      5.66%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp        54600      0.28%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt      1173904      5.93%     67.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv       109200      0.55%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult      1829102      9.25%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt        27300      0.14%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     77.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       682990      3.45%     80.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       437057      2.21%     82.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      2570452     12.99%     95.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       803709      4.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      19783082                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        2.276203                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              27346                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.001382                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                25403056                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                8357428                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        8355556                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 22881664                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                11193294                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses        11192546                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    8028124                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                    11454469                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                      117                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.timesIdled                             16                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                            134                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                    17119227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads       3140061                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores      1119594                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads         6183                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        28231                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return       136552     19.61%     19.61% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect       136554     19.61%     39.22% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect            6      0.00%     39.22% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond       382459     54.92%     94.13% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond        40854      5.87%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total        696427                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch            2      0.76%      0.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return           40     15.27%     16.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect           43     16.41%     32.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect            4      1.53%     33.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond          125     47.71%     81.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond           48     18.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total          262                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect           21     28.00%     28.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            2      2.67%     30.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond           41     54.67%     85.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond           11     14.67%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total           75                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return       136512     19.61%     19.61% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect       136511     19.61%     39.22% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            2      0.00%     39.22% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond       382334     54.92%     94.14% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond        40806      5.86%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total       696165                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect           14     24.14%     24.14% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            2      3.45%     27.59% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond           41     70.69%     98.28% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond            1      1.72%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total           58                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget       286797     41.18%     41.18% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB       273079     39.21%     80.39% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS       136551     19.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total       696427                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch           61     81.33%     81.33% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return           14     18.67%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total           75                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted           382461                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken        95722                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect               75                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss            32                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted           61                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted           14                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups              696427                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                  59                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 286682                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.411647                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted             49                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups              6                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses               6                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return       136552     19.61%     19.61% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect       136554     19.61%     39.22% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect            6      0.00%     39.22% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond       382459     54.92%     94.13% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond        40854      5.87%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total       696427                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return       136552     33.33%     33.33% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect           32      0.01%     33.33% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect            6      0.00%     33.34% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond       273134     66.66%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond           19      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total       409745                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect           21     35.59%     35.59% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%     35.59% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond           27     45.76%     81.36% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond           11     18.64%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total           59                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect           21     35.59%     35.59% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%     35.59% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond           27     45.76%     81.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond           11     18.64%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total           59                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups            6                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses            6                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords            8                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes              136600                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                136599                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes                87                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                136512                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct             136512                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct       286621                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong        95713                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect        27605                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect           43                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect       328437                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong           14                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong            4                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong           22                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit            2                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6           38                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9           45                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12            1                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13          140                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16         1247                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17          994                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18           98                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20          733                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21         2008                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22         2407                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24          497                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26        16185                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32         1489                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36         1784                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2           38                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6           45                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9          141                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12           27                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13         1220                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14           98                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16         1727                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17         2008                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20         2904                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21         8432                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22         7753                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26         2283                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28           98                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32          892                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.commitSquashedInsts           1635                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              118                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples      8690812                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     2.249182                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.879263                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        1480711     17.04%     17.04% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        2271854     26.14%     43.18% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2        1402506     16.14%     59.32% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3        1785521     20.54%     79.86% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         747544      8.60%     88.46% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         438603      5.05%     93.51% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6         204856      2.36%     95.87% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         172272      1.98%     97.85% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         186945      2.15%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total      8690812                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls               136513                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass       327721      1.68%      1.68% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      8026339     41.06%     42.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult            1      0.00%     42.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv            7      0.00%     42.74% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       955500      4.89%     47.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     54.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc       354900      1.82%     56.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     56.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd      1119000      5.72%     61.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt      1173900      6.01%     68.15% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv       109200      0.56%     68.71% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     78.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       682787      3.49%     81.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       436961      2.24%     83.94% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     19547220                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       186945                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.memoryViolations                 7                       # Number of memory violations (Cycle)
system.cpu9.commit.stalledBranchMispredicts           10                       # Number of delayed branch squashes (Cycle)
system.cpu9.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu9.commit.regTaints                   600601                       # [TPT] Number of r-taint primitives (Count)
system.cpu9.commit.memTaints                   165418                       # [TPT] Number of m-taint primitives (Count)
system.cpu9.commit.xmitTaints                       0                       # [TPT] Number of x-taint primitives (Count)
system.cpu9.commitStats0.numInsts            10333609                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps              19547220                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP      10333609                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP        19547220                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 0.841068                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 1.188965                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs           4259250                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts          11192404                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts         11439584                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts         3139787                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts        1119463                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass       327721      1.68%      1.68% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu      8026339     41.06%     42.74% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            1      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            7      0.00%     42.74% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd       955500      4.89%     47.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.63% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu      1310402      6.70%     54.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc       354900      1.82%     56.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     56.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd      1119000      5.72%     61.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp        54600      0.28%     62.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt      1173900      6.01%     68.15% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv       109200      0.56%     68.71% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.71% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult      1829100      9.36%     78.07% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.07% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt        27300      0.14%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     78.21% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead       682787      3.49%     81.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite       436961      2.24%     83.94% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead      2457000     12.57%     96.51% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite       682502      3.49%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total     19547220                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl       696165                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl       559651                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl       136514                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl       382334                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl       313831                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall       136513                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn       136512                       # Class of control type instructions committed (Count)
system.cpu9.decltab0.hits                     2332712                       # [TPE] Number of decltab hits (Unspecified)
system.cpu9.decltab0.misses                    164855                       # [TPE] Number of decltab misses (Unspecified)
system.cpu9.decltab0.averagePubBytes             2637                       # [TPE] Average public bytes (Unspecified)
system.cpu9.decltab0.averageBytes                2689                       # [TPE] Average total bytes (Unspecified)
system.cpu9.decltab0.averageSamples                86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu9.decltab1.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu9.decltab1.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu9.decltab1.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu9.decltab1.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu9.decltab1.averageSamples                86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu9.decltab2.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu9.decltab2.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu9.decltab2.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu9.decltab2.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu9.decltab2.averageSamples                86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu9.decltab3.hits                           0                       # [TPE] Number of decltab hits (Unspecified)
system.cpu9.decltab3.misses                         0                       # [TPE] Number of decltab misses (Unspecified)
system.cpu9.decltab3.averagePubBytes                0                       # [TPE] Average public bytes (Unspecified)
system.cpu9.decltab3.averageBytes                   0                       # [TPE] Average total bytes (Unspecified)
system.cpu9.decltab3.averageSamples                86                       # [TPE] Number of samples for the averages (Unspecified)
system.cpu9.decode.idleCycles                 1087979                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              4344675                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                      303                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles              3258042                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                   132                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              273071                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   33                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              19549280                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                   64                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts           19575545                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches          696217                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts        3167200                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts       1119518                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           2.252324                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads       2130299                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites      3058636                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads      17770902                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites     10291643                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads     10266638                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites      6730621                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs          4286718                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads      7385374                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches            409630                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      7541883                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                    328                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.tlbCycles                         1                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu9.fetch.miscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles          537                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                  1146937                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   30                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples           8691131                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             2.249512                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.635325                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 4476490     51.51%     51.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  417312      4.80%     56.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  358689      4.13%     60.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  396456      4.56%     65.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  345145      3.97%     68.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  336072      3.87%     72.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                 2360967     27.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total             8691131                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts             10335411                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            1.189172                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches            696427                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.080130                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles      1148469                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                      132                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                       187                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              19548967                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 3140061                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                1119594                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   16                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             8                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect            14                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          108                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 122                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                19548200                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               19548102                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 12702820                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 18879104                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       2.249166                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.672851                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                        620                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu9.lsq0.squashedLoads                    274                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  8                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   131                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads               27319                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean             3.149225                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev            1.319259                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               3118042     99.31%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19               21344      0.68%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                 125      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                  77      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                  47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                  29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                  18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                  13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows               4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value             441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             3139787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                3167200                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                1119518                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                       68                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        4                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                1147021                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      106                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                   132                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                 2174076                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                    493                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  2172242                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles              4344188                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              19549163                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                   28                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.renamedOperands           21802898                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   46731528                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                10240222                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                 17771438                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             21800543                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                    2355                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  8688447                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        28052644                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       39098030                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                10333609                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  19547220                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples      6778.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000686750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               16545                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        6778                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      6778                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  6778                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4246                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     908                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     400                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     341                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     253                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  433792                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              34323269.07183272                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   12638381500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1864618.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0       433792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 34323269.071832716465                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0         6778                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0    214369250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     31627.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0       433728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         433728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0         6777                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            6777                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0     34318205                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          34318205                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0     34318205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         34318205                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 6778                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          471                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                87281750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              33890000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          214369250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12877.21                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31627.21                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                5206                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.81                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1566                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   276.597701                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   197.164498                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   281.271691                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          193     12.32%     12.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1008     64.37%     76.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           97      6.19%     82.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           42      2.68%     85.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           28      1.79%     87.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           18      1.15%     88.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           11      0.70%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      0.70%     89.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          158     10.09%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1566                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            433792                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               34.323269                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               76.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         5733420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         3039795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       25432680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 997560720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1476097080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3610125600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6117989295                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   484.078528                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9372430750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    421980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2844012446                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         5490660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         2903175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       22962240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 997560720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1658560350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3456472320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6143949465                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   486.132595                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8971566750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    421980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3244876446                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           128                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           1279                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples             79075                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             6.133645                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           39.709369                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |       78168     98.85%     98.85% |         347      0.44%     99.29% |         251      0.32%     99.61% |         212      0.27%     99.88% |          63      0.08%     99.96% |          21      0.03%     99.98% |          13      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total               79075                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples     96758913                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.346522                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.234862                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.682624                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |    72007072     74.42%     74.42% |    22901395     23.67%     98.09% |     1830711      1.89%     99.98% |       18961      0.02%    100.00% |          97      0.00%    100.00% |         435      0.00%    100.00% |         230      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total     96758913                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples       97103895                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.011754                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.002890                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         1.275254                       (Unspecified)
system.ruby.m_latencyHistSeqr            |    97101564    100.00%    100.00% |        1905      0.00%    100.00% |         365      0.00%    100.00% |          31      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |          20      0.00%    100.00% |           3      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total         97103895                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples     97091916                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.003557                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.002466                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.066831                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |    97091914    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total      97091916                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples        11979                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     67.452959                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    30.814740                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    93.447307                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |        9649     80.55%     80.55% |        1905     15.90%     96.45% |         364      3.04%     99.49% |          31      0.26%     99.75% |           4      0.03%     99.78% |           1      0.01%     99.79% |           0      0.00%     99.79% |           2      0.02%     99.81% |          20      0.17%     99.97% |           3      0.03%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total        11979                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples         26301                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         0.877951                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        5.241507                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |       26206     99.64%     99.64% |          58      0.22%     99.86% |          21      0.08%     99.94% |           9      0.03%     99.97% |           2      0.01%     99.98% |           1      0.00%     99.98% |           3      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total           26301                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size          128                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket         1279                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples         43756                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        10.119435                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       52.883569                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |       42856     97.94%     97.94% |         340      0.78%     98.72% |         251      0.57%     99.29% |         212      0.48%     99.78% |          63      0.14%     99.92% |          21      0.05%     99.97% |          13      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total           43756                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples          9018                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         2.122533                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        1.791060                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |        1871     20.75%     20.75% |        3344     37.08%     57.83% |          16      0.18%     58.01% |           0      0.00%     58.01% |        3170     35.15%     93.16% |         617      6.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total            9018                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch           6778      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data         6776      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch         6778      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data         6776      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |     9366732     19.71%     19.71% |     2112548      4.45%     24.15% |     2083145      4.38%     28.54% |     2217750      4.67%     33.21% |     2292239      4.82%     38.03% |     2087045      4.39%     42.42% |     2128305      4.48%     46.90% |     2211374      4.65%     51.55% |     2881104      6.06%     57.61% |     2888281      6.08%     63.69% |     2889016      6.08%     69.77% |     2835975      5.97%     75.74% |     2888855      6.08%     81.82% |     2889424      6.08%     87.90% |     2877259      6.05%     93.95% |     2874431      6.05%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total     47523483                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |     8444101     32.84%     32.84% |     1147610      4.46%     37.30% |     1147710      4.46%     41.76% |     1150516      4.47%     46.24% |     1162176      4.52%     50.76% |     1147627      4.46%     55.22% |     1150047      4.47%     59.69% |     1155999      4.50%     64.19% |     1154244      4.49%     68.67% |     1146934      4.46%     73.13% |     1148565      4.47%     77.60% |     1159393      4.51%     82.11% |     1146942      4.46%     86.57% |     1147033      4.46%     91.03% |     1147761      4.46%     95.49% |     1159220      4.51%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total     25715878                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |     7034116     29.48%     29.48% |     1119468      4.69%     34.17% |     1119468      4.69%     38.86% |     1119468      4.69%     43.55% |     1129068      4.73%     48.28% |     1119468      4.69%     52.97% |     1119468      4.69%     57.66% |     1123468      4.71%     62.37% |     1125068      4.71%     67.08% |     1119468      4.69%     71.77% |     1119468      4.69%     76.46% |     1129068      4.73%     81.20% |     1119468      4.69%     85.89% |     1119468      4.69%     90.58% |     1119468      4.69%     95.27% |     1129068      4.73%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total     23864536                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |         419     11.06%     11.06% |         210      5.55%     16.61% |         252      6.65%     23.26% |         230      6.07%     29.34% |         261      6.89%     36.23% |         255      6.73%     42.96% |         232      6.13%     49.09% |         181      4.78%     53.87% |         318      8.40%     62.27% |         362      9.56%     71.82% |         224      5.91%     77.74% |         229      6.05%     83.79% |         129      3.41%     87.19% |         129      3.41%     90.60% |         223      5.89%     96.49% |         133      3.51%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total         3787                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |        1802     35.92%     35.92% |           0      0.00%     35.92% |           5      0.10%     36.02% |           0      0.00%     36.02% |           0      0.00%     36.02% |           0      0.00%     36.02% |           0      0.00%     36.02% |           0      0.00%     36.02% |           4      0.08%     36.10% |        1321     26.33%     62.43% |         307      6.12%     68.55% |           0      0.00%     68.55% |           5      0.10%     68.65% |        1244     24.80%     93.44% |         327      6.52%     99.96% |           2      0.04%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total         5017                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |         365      5.15%      5.15% |         244      3.44%      8.59% |         288      4.06%     12.65% |         281      3.96%     16.61% |         288      4.06%     20.67% |         278      3.92%     24.59% |         281      3.96%     28.55% |         285      4.02%     32.57% |         286      4.03%     36.60% |        1388     19.57%     56.17% |         486      6.85%     63.02% |         284      4.00%     67.02% |         279      3.93%     70.96% |        1272     17.93%     88.89% |         500      7.05%     95.94% |         288      4.06%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total         7093                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |        9135     68.45%     68.45% |         223      1.67%     70.12% |         265      1.99%     72.10% |         243      1.82%     73.92% |         274      2.05%     75.98% |         268      2.01%     77.99% |         245      1.84%     79.82% |         194      1.45%     81.28% |         333      2.50%     83.77% |         571      4.28%     88.05% |         336      2.52%     90.57% |         242      1.81%     92.38% |         143      1.07%     93.45% |         393      2.94%     96.40% |         338      2.53%     98.93% |         143      1.07%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total        13346                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |        5986     99.52%     99.52% |           0      0.00%     99.52% |           0      0.00%     99.52% |           0      0.00%     99.52% |           0      0.00%     99.52% |           0      0.00%     99.52% |           0      0.00%     99.52% |           0      0.00%     99.52% |           1      0.02%     99.53% |           7      0.12%     99.65% |           4      0.07%     99.72% |           0      0.00%     99.72% |           2      0.03%     99.75% |          11      0.18%     99.93% |           2      0.03%     99.97% |           2      0.03%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total         6015                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |        2402     63.41%     63.41% |          96      2.53%     65.95% |          80      2.11%     68.06% |          96      2.53%     70.59% |          96      2.53%     73.13% |          93      2.46%     75.58% |          86      2.27%     77.85% |          96      2.53%     80.39% |          94      2.48%     82.87% |          80      2.11%     84.98% |          91      2.40%     87.38% |          96      2.53%     89.92% |          92      2.43%     92.34% |         104      2.75%     95.09% |          91      2.40%     97.49% |          95      2.51%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total         3788                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |         527     52.08%     52.08% |          39      3.85%     55.93% |          29      2.87%     58.79% |          31      3.06%     61.86% |          35      3.46%     65.32% |          31      3.06%     68.38% |          31      3.06%     71.44% |          33      3.26%     74.70% |          35      3.46%     78.16% |          31      3.06%     81.23% |          31      3.06%     84.29% |          35      3.46%     87.75% |          31      3.06%     90.81% |          27      2.67%     93.48% |          31      3.06%     96.54% |          35      3.46%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total         1012                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |        3988     94.52%     94.52% |          16      0.38%     94.90% |          14      0.33%     95.24% |          16      0.38%     95.62% |          16      0.38%     95.99% |          16      0.38%     96.37% |          14      0.33%     96.71% |          16      0.38%     97.08% |          16      0.38%     97.46% |          14      0.33%     97.80% |          18      0.43%     98.22% |          16      0.38%     98.60% |          16      0.38%     98.98% |          12      0.28%     99.27% |          15      0.36%     99.62% |          16      0.38%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total         4219                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |         567     12.21%     12.21% |         114      2.45%     14.66% |         145      3.12%     17.78% |          94      2.02%     19.81% |          99      2.13%     21.94% |          96      2.07%     24.00% |         103      2.22%     26.22% |          94      2.02%     28.25% |          97      2.09%     30.33% |        1225     26.37%     56.71% |         304      6.54%     63.25% |          94      2.02%     65.27% |          97      2.09%     67.36% |        1099     23.66%     91.02% |         319      6.87%     97.89% |          98      2.11%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total         4645                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |        1465     57.52%     57.52% |          88      3.46%     60.97% |          68      2.67%     63.64% |          71      2.79%     66.43% |          76      2.98%     69.41% |          71      2.79%     72.20% |          71      2.79%     74.99% |          73      2.87%     77.86% |          73      2.87%     80.72% |          66      2.59%     83.31% |          70      2.75%     86.06% |          72      2.83%     88.89% |          69      2.71%     91.60% |          72      2.83%     94.42% |          69      2.71%     97.13% |          73      2.87%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total         2547                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |         697     15.59%     15.59% |         121      2.71%     18.30% |         224      5.01%     23.31% |         219      4.90%     28.21% |         246      5.50%     33.71% |         245      5.48%     39.19% |         224      5.01%     44.21% |         170      3.80%     48.01% |         310      6.94%     54.94% |         550     12.30%     67.25% |         315      7.05%     74.30% |         219      4.90%     79.19% |         120      2.68%     81.88% |         374      8.37%     90.25% |         316      7.07%     97.32% |         120      2.68%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total         4470                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |        2371     63.70%     63.70% |          96      2.58%     66.28% |          76      2.04%     68.32% |          96      2.58%     70.90% |          96      2.58%     73.48% |          90      2.42%     75.90% |          86      2.31%     78.21% |          96      2.58%     80.79% |          94      2.53%     83.32% |          73      1.96%     85.28% |          91      2.44%     87.72% |          96      2.58%     90.30% |          92      2.47%     92.77% |          83      2.23%     95.00% |          91      2.44%     97.45% |          95      2.55%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total         3722                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |         447     54.78%     54.78% |          29      3.55%     58.33% |          22      2.70%     61.03% |          24      2.94%     63.97% |          25      3.06%     67.03% |          24      2.94%     69.98% |          24      2.94%     72.92% |          26      3.19%     76.10% |          25      3.06%     79.17% |          27      3.31%     82.48% |          24      2.94%     85.42% |          25      3.06%     88.48% |          24      2.94%     91.42% |          21      2.57%     94.00% |          24      2.94%     96.94% |          25      3.06%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total          816                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |        3934     94.54%     94.54% |          16      0.38%     94.93% |          14      0.34%     95.27% |          16      0.38%     95.65% |          16      0.38%     96.03% |          16      0.38%     96.42% |          14      0.34%     96.76% |          16      0.38%     97.14% |          16      0.38%     97.52% |          14      0.34%     97.86% |          14      0.34%     98.20% |          16      0.38%     98.58% |          16      0.38%     98.97% |          12      0.29%     99.25% |          15      0.36%     99.62% |          16      0.38%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total         4161                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |       20576      0.07%      0.07% |     1754809      6.28%      6.35% |     1742530      6.23%     12.58% |     1798399      6.43%     19.01% |     1818084      6.50%     25.51% |     1744447      6.24%     31.75% |     1761456      6.30%     38.05% |     1791382      6.41%     44.46% |     1941499      6.94%     51.40% |     1950397      6.98%     58.38% |     1945494      6.96%     65.34% |     1910596      6.83%     72.17% |     1951539      6.98%     79.15% |     1948120      6.97%     86.11% |     1949107      6.97%     93.09% |     1933511      6.91%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total     27961946                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |         904      0.01%      0.01% |     1147414      6.64%      6.65% |     1147632      6.64%     13.29% |     1150439      6.66%     19.95% |     1162025      6.73%     26.68% |     1147550      6.64%     33.33% |     1149971      6.66%     39.98% |     1155921      6.69%     46.68% |     1154170      6.68%     53.36% |     1146864      6.64%     60.00% |     1148492      6.65%     66.65% |     1159319      6.71%     73.36% |     1146871      6.64%     80.00% |     1146958      6.64%     86.64% |     1147688      6.65%     93.29% |     1159143      6.71%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total     17271361                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |          22     27.16%     27.16% |           3      3.70%     30.86% |           4      4.94%     35.80% |           4      4.94%     40.74% |           4      4.94%     45.68% |           4      4.94%     50.62% |           4      4.94%     55.56% |           4      4.94%     60.49% |           4      4.94%     65.43% |           4      4.94%     70.37% |           4      4.94%     75.31% |           4      4.94%     80.25% |           4      4.94%     85.19% |           4      4.94%     90.12% |           4      4.94%     95.06% |           4      4.94%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total           81                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |           6     20.69%     20.69% |           2      6.90%     27.59% |           1      3.45%     31.03% |           1      3.45%     34.48% |           1      3.45%     37.93% |           1      3.45%     41.38% |           1      3.45%     44.83% |           1      3.45%     48.28% |           1      3.45%     51.72% |           1      3.45%     55.17% |           1      3.45%     58.62% |           1      3.45%     62.07% |           1      3.45%     65.52% |           5     17.24%     82.76% |           1      3.45%     86.21% |           4     13.79%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total           29                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |          42      1.61%      1.61% |           0      0.00%      1.61% |           5      0.19%      1.81% |           0      0.00%      1.81% |           0      0.00%      1.81% |           0      0.00%      1.81% |           0      0.00%      1.81% |           0      0.00%      1.81% |           2      0.08%      1.88% |        1125     43.25%     45.14% |         207      7.96%     53.09% |           0      0.00%     53.09% |           4      0.15%     53.25% |         989     38.02%     91.27% |         225      8.65%     99.92% |           2      0.08%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total         2601                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |          52     65.00%     65.00% |           0      0.00%     65.00% |           0      0.00%     65.00% |           0      0.00%     65.00% |           0      0.00%     65.00% |           0      0.00%     65.00% |           0      0.00%     65.00% |           0      0.00%     65.00% |           1      1.25%     66.25% |           7      8.75%     75.00% |           4      5.00%     80.00% |           0      0.00%     80.00% |           2      2.50%     82.50% |          11     13.75%     96.25% |           2      2.50%     98.75% |           1      1.25%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total           80                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |           3      8.82%      8.82% |           0      0.00%      8.82% |           3      8.82%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           0      0.00%     17.65% |           7     20.59%     38.24% |           0      0.00%     38.24% |           0      0.00%     38.24% |           0      0.00%     38.24% |          21     61.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total           34                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |           0      0.00%      0.00% |           5      4.50%      4.50% |           7      6.31%     10.81% |           7      6.31%     17.12% |          10      9.01%     26.13% |           7      6.31%     32.43% |           7      6.31%     38.74% |           7      6.31%     45.05% |          10      9.01%     54.05% |           4      3.60%     57.66% |           7      6.31%     63.96% |          10      9.01%     72.97% |           7      6.31%     79.28% |           6      5.41%     84.68% |           7      6.31%     90.99% |          10      9.01%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total          111                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |     1996358     99.99%     99.99% |         108      0.01%    100.00% |          72      0.00%    100.00% |           0      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total      1996546                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |     8441610    100.00%    100.00% |         101      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          69      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total      8441780                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |        3856     96.02%     96.02% |          12      0.30%     96.31% |           7      0.17%     96.49% |          12      0.30%     96.79% |          12      0.30%     97.09% |          12      0.30%     97.39% |           6      0.15%     97.53% |          12      0.30%     97.83% |          12      0.30%     98.13% |          10      0.25%     98.38% |          10      0.25%     98.63% |          12      0.30%     98.93% |          12      0.30%     99.23% |           8      0.20%     99.43% |          11      0.27%     99.70% |          12      0.30%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total         4016                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |          45     21.53%     21.53% |          83     39.71%     61.24% |          27     12.92%     74.16% |           5      2.39%     76.56% |           9      4.31%     80.86% |           4      1.91%     82.78% |           8      3.83%     86.60% |           5      2.39%     89.00% |           4      1.91%     90.91% |           1      0.48%     91.39% |           3      1.44%     92.82% |           4      1.91%     94.74% |           4      1.91%     96.65% |           0      0.00%     96.65% |           3      1.44%     98.09% |           4      1.91%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total          209                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |        1371     99.35%     99.35% |           0      0.00%     99.35% |           0      0.00%     99.35% |           0      0.00%     99.35% |           0      0.00%     99.35% |           0      0.00%     99.35% |           0      0.00%     99.35% |           0      0.00%     99.35% |           0      0.00%     99.35% |           3      0.22%     99.57% |           1      0.07%     99.64% |           0      0.00%     99.64% |           0      0.00%     99.64% |           4      0.29%     99.93% |           1      0.07%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total         1380                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |        2336    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total         2336                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |          76     93.83%     93.83% |           5      6.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total           81                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |     7349231     41.85%     41.85% |      357517      2.04%     43.89% |      340398      1.94%     45.83% |      419257      2.39%     48.21% |      474048      2.70%     50.91% |      342502      1.95%     52.86% |      366746      2.09%     54.95% |      419898      2.39%     57.34% |      939508      5.35%     62.69% |      936658      5.33%     68.03% |      943218      5.37%     73.40% |      925285      5.27%     78.67% |      937219      5.34%     84.00% |      940205      5.35%     89.36% |      927833      5.28%     94.64% |      940822      5.36%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total     17560345                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |     7029494     29.47%     29.47% |     1119332      4.69%     34.16% |     1119233      4.69%     38.85% |     1119233      4.69%     43.54% |     1128806      4.73%     48.27% |     1119207      4.69%     52.97% |     1119234      4.69%     57.66% |     1123282      4.71%     62.37% |     1124742      4.71%     67.08% |     1118904      4.69%     71.77% |     1119139      4.69%     76.46% |     1128833      4.73%     81.19% |     1119332      4.69%     85.89% |     1119082      4.69%     90.58% |     1119137      4.69%     95.27% |     1128932      4.73%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total     23855922                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         367     10.35%     10.35% |         125      3.52%     13.87% |         224      6.32%     20.19% |         224      6.32%     26.50% |         251      7.08%     33.58% |         250      7.05%     40.63% |         223      6.29%     46.91% |         175      4.93%     51.85% |         313      8.82%     60.67% |         360     10.15%     70.82% |         220      6.20%     77.02% |         224      6.32%     83.34% |         124      3.50%     86.83% |         124      3.50%     90.33% |         219      6.17%     96.50% |         124      3.50%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total         3547                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |         386     37.37%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |           0      0.00%     37.37% |           2      0.19%     37.56% |         193     18.68%     56.24% |          99      9.58%     65.83% |           0      0.00%     65.83% |           1      0.10%     65.92% |         251     24.30%     90.22% |         101      9.78%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total         1033                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |        3596     99.97%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total         3597                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total           26                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |          53     92.98%     92.98% |           0      0.00%     92.98% |           0      0.00%     92.98% |           0      0.00%     92.98% |           0      0.00%     92.98% |           0      0.00%     92.98% |           0      0.00%     92.98% |           0      0.00%     92.98% |           0      0.00%     92.98% |           0      0.00%     92.98% |           4      7.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total           57                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |          19      1.71%      1.71% |          42      3.77%      5.48% |          78      7.01%     12.49% |          76      6.83%     19.32% |          80      7.19%     26.50% |          77      6.92%     33.42% |          76      6.83%     40.25% |          78      7.01%     47.26% |          74      6.65%     53.91% |          70      6.29%     60.20% |          73      6.56%     66.76% |          74      6.65%     73.41% |          71      6.38%     79.78% |          75      6.74%     86.52% |          73      6.56%     93.08% |          77      6.92%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total         1113                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |        1566     96.55%     96.55% |          53      3.27%     99.82% |           0      0.00%     99.82% |           1      0.06%     99.88% |           2      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total         1622                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total            4                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |         105      2.56%      2.56% |          92      2.24%      4.80% |         126      3.07%      7.87% |          91      2.22%     10.09% |          94      2.29%     12.38% |          93      2.27%     14.65% |         100      2.44%     17.09% |          91      2.22%     19.31% |          94      2.29%     21.60% |        1223     29.81%     51.41% |         301      7.34%     58.75% |          91      2.22%     60.97% |          94      2.29%     63.26% |        1096     26.72%     89.98% |         316      7.70%     97.68% |          95      2.32%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total         4102                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |         462     84.93%     84.93% |          22      4.04%     88.97% |          19      3.49%     92.46% |           3      0.55%     93.01% |           5      0.92%     93.93% |           3      0.55%     94.49% |           3      0.55%     95.04% |           3      0.55%     95.59% |           3      0.55%     96.14% |           3      0.55%     96.69% |           3      0.55%     97.24% |           3      0.55%     97.79% |           3      0.55%     98.35% |           3      0.55%     98.90% |           3      0.55%     99.45% |           3      0.55%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total          544                       (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.PF_Load::total            4                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |         745     16.49%     16.49% |         121      2.68%     19.17% |         224      4.96%     24.13% |         219      4.85%     28.97% |         246      5.44%     34.42% |         245      5.42%     39.84% |         224      4.96%     44.80% |         170      3.76%     48.56% |         310      6.86%     55.42% |         550     12.17%     67.60% |         315      6.97%     74.57% |         219      4.85%     79.42% |         120      2.66%     82.07% |         374      8.28%     90.35% |         316      6.99%     97.34% |         120      2.66%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total         4518                       (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |          21     26.25%     26.25% |           3      3.75%     30.00% |           4      5.00%     35.00% |           4      5.00%     40.00% |           4      5.00%     45.00% |           4      5.00%     50.00% |           4      5.00%     55.00% |           4      5.00%     60.00% |           4      5.00%     65.00% |           4      5.00%     70.00% |           4      5.00%     75.00% |           4      5.00%     80.00% |           4      5.00%     85.00% |           4      5.00%     90.00% |           4      5.00%     95.00% |           4      5.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total           80                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |         122     64.21%     64.21% |           7      3.68%     67.89% |          10      5.26%     73.16% |           6      3.16%     76.32% |           6      3.16%     79.47% |           6      3.16%     82.63% |           5      2.63%     85.26% |           5      2.63%     87.89% |           1      0.53%     88.42% |           4      2.11%     90.53% |           3      1.58%     92.11% |           2      1.05%     93.16% |           2      1.05%     94.21% |           3      1.58%     95.79% |           4      2.11%     97.89% |           4      2.11%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total          190                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |           1      0.35%      0.35% |          14      4.86%      5.21% |           8      2.78%      7.99% |          18      6.25%     14.24% |          18      6.25%     20.49% |          18      6.25%     26.74% |          19      6.60%     33.33% |          20      6.94%     40.28% |          24      8.33%     48.61% |          23      7.99%     56.60% |          21      7.29%     63.89% |          23      7.99%     71.88% |          22      7.64%     79.51% |          18      6.25%     85.76% |          20      6.94%     92.71% |          21      7.29%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total          288                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |         323     95.85%     95.85% |           8      2.37%     98.22% |           4      1.19%     99.41% |           0      0.00%     99.41% |           1      0.30%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total          337                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |         240     15.09%     15.09% |          96      6.04%     21.13% |          76      4.78%     25.91% |          96      6.04%     31.95% |          96      6.04%     37.99% |          90      5.66%     43.65% |          86      5.41%     49.06% |          96      6.04%     55.09% |          94      5.91%     61.01% |          72      4.53%     65.53% |          91      5.72%     71.26% |          96      6.04%     77.30% |          92      5.79%     83.08% |          83      5.22%     88.30% |          91      5.72%     94.03% |          95      5.97%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total         1590                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |        2131    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total         2131                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |          47    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total           47                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.L0_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.L0_Replacement::total            3                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |        3887     94.48%     94.48% |          16      0.39%     94.87% |          14      0.34%     95.21% |          16      0.39%     95.60% |          16      0.39%     95.99% |          16      0.39%     96.38% |          14      0.34%     96.72% |          16      0.39%     97.11% |          16      0.39%     97.50% |          14      0.34%     97.84% |          14      0.34%     98.18% |          16      0.39%     98.57% |          16      0.39%     98.95% |          12      0.29%     99.25% |          15      0.36%     99.61% |          16      0.39%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total         4114                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.PF_L0_Replacement |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.PF_L0_Replacement::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |        4850     41.35%     41.35% |         327      2.79%     44.13% |         311      2.65%     46.79% |         285      2.43%     49.22% |         296      2.52%     51.74% |         281      2.40%     54.13% |         284      2.42%     56.56% |         289      2.46%     59.02% |         289      2.46%     61.48% |        1391     11.86%     73.34% |         489      4.17%     77.51% |         287      2.45%     79.96% |         282      2.40%     82.36% |        1275     10.87%     93.23% |         503      4.29%     97.52% |         291      2.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total        11730                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |        4653     53.41%     53.41% |         140      1.61%     55.02% |         242      2.78%     57.79% |         239      2.74%     60.54% |         266      3.05%     63.59% |         265      3.04%     66.63% |         242      2.78%     69.41% |         190      2.18%     71.59% |         330      3.79%     75.38% |         568      6.52%     81.90% |         333      3.82%     85.72% |         239      2.74%     88.46% |         140      1.61%     90.07% |         390      4.48%     94.55% |         335      3.85%     98.39% |         140      1.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total         8712                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |        7689     92.13%     92.13% |           0      0.00%     92.13% |           0      0.00%     92.13% |           0      0.00%     92.13% |           0      0.00%     92.13% |           0      0.00%     92.13% |           0      0.00%     92.13% |           0      0.00%     92.13% |           2      0.02%     92.15% |         196      2.35%     94.50% |         100      1.20%     95.70% |           0      0.00%     95.70% |           1      0.01%     95.71% |         255      3.06%     98.77% |         102      1.22%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total         8346                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |         367     10.35%     10.35% |         125      3.52%     13.87% |         224      6.32%     20.19% |         224      6.32%     26.50% |         251      7.08%     33.58% |         250      7.05%     40.63% |         223      6.29%     46.91% |         175      4.93%     51.85% |         313      8.82%     60.67% |         360     10.15%     70.82% |         220      6.20%     77.02% |         224      6.32%     83.34% |         124      3.50%     86.83% |         124      3.50%     90.33% |         219      6.17%     96.50% |         124      3.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total         3547                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |          67     57.76%     57.76% |           6      5.17%     62.93% |           4      3.45%     66.38% |           3      2.59%     68.97% |           3      2.59%     71.55% |           2      1.72%     73.28% |           2      1.72%     75.00% |           2      1.72%     76.72% |           2      1.72%     78.45% |           2      1.72%     80.17% |           3      2.59%     82.76% |           3      2.59%     85.34% |           2      1.72%     87.07% |           6      5.17%     92.24% |           2      1.72%     93.97% |           7      6.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total          116                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |         838     11.06%     11.06% |         420      5.55%     16.61% |         504      6.65%     23.26% |         460      6.07%     29.34% |         522      6.89%     36.23% |         510      6.73%     42.96% |         464      6.13%     49.09% |         362      4.78%     53.87% |         636      8.40%     62.27% |         724      9.56%     71.82% |         448      5.91%     77.74% |         458      6.05%     83.79% |         258      3.41%     87.19% |         258      3.41%     90.60% |         446      5.89%     96.49% |         266      3.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total         7574                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |          54      1.80%      1.80% |         105      3.51%      5.31% |         208      6.95%     12.26% |         208      6.95%     19.21% |         235      7.85%     27.05% |         236      7.88%     34.94% |         209      6.98%     41.92% |         162      5.41%     47.33% |         298      9.95%     57.28% |         343     11.46%     68.74% |         205      6.85%     75.58% |         208      6.95%     82.53% |         110      3.67%     86.21% |         105      3.51%     89.71% |         204      6.81%     96.53% |         104      3.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         2994                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        1710     80.62%     80.62% |         103      4.86%     85.48% |          43      2.03%     87.51% |          21      0.99%     88.50% |          25      1.18%     89.67% |          18      0.85%     90.52% |          22      1.04%     91.56% |          18      0.85%     92.41% |          20      0.94%     93.35% |          19      0.90%     94.25% |          19      0.90%     95.14% |          20      0.94%     96.09% |          18      0.85%     96.94% |          23      1.08%     98.02% |          18      0.85%     98.87% |          24      1.13%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total         2121                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total            7                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        1873     92.49%     92.49% |          83      4.10%     96.59% |          23      1.14%     97.73% |           4      0.20%     97.93% |           8      0.40%     98.32% |           3      0.15%     98.47% |           3      0.15%     98.62% |           4      0.20%     98.81% |           3      0.15%     98.96% |           3      0.15%     99.11% |           3      0.15%     99.26% |           3      0.15%     99.41% |           3      0.15%     99.56% |           3      0.15%     99.70% |           3      0.15%     99.85% |           3      0.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total         2025                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |         306     14.43%     14.43% |         152      7.17%     21.59% |         205      9.67%     31.26% |         126      5.94%     37.20% |         112      5.28%     42.48% |         114      5.37%     47.85% |         110      5.19%     53.04% |         111      5.23%     58.27% |         113      5.33%     63.60% |         101      4.76%     68.36% |         110      5.19%     73.55% |         110      5.19%     78.74% |         110      5.19%     83.92% |         108      5.09%     89.01% |         110      5.19%     94.20% |         123      5.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total         2121                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        4404     43.82%     43.82% |         174      1.73%     45.55% |         305      3.03%     48.59% |         389      3.87%     52.46% |         434      4.32%     56.78% |         424      4.22%     61.00% |         409      4.07%     65.06% |         359      3.57%     68.64% |         496      4.94%     73.57% |         536      5.33%     78.91% |         397      3.95%     82.86% |         409      4.07%     86.93% |         299      2.98%     89.90% |         324      3.22%     93.12% |         394      3.92%     97.04% |         297      2.96%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        10050                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |          52     21.67%     21.67% |          85     35.42%     57.08% |          28     11.67%     68.75% |           6      2.50%     71.25% |          10      4.17%     75.42% |           5      2.08%     77.50% |           9      3.75%     81.25% |           6      2.50%     83.75% |           5      2.08%     85.83% |           2      0.83%     86.67% |           4      1.67%     88.33% |           5      2.08%     90.42% |           5      2.08%     92.50% |           5      2.08%     94.58% |           4      1.67%     96.25% |           9      3.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total          240                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |          42     38.53%     38.53% |           4      3.67%     42.20% |           5      4.59%     46.79% |           5      4.59%     51.38% |           4      3.67%     55.05% |           5      4.59%     59.63% |           4      3.67%     63.30% |           4      3.67%     66.97% |           4      3.67%     70.64% |           5      4.59%     75.23% |           4      3.67%     78.90% |           4      3.67%     82.57% |           5      4.59%     87.16% |           4      3.67%     90.83% |           4      3.67%     94.50% |           6      5.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total          109                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |          41     37.96%     37.96% |           4      3.70%     41.67% |           5      4.63%     46.30% |           5      4.63%     50.93% |           4      3.70%     54.63% |           5      4.63%     59.26% |           4      3.70%     62.96% |           4      3.70%     66.67% |           4      3.70%     70.37% |           5      4.63%     75.00% |           4      3.70%     78.70% |           4      3.70%     82.41% |           5      4.63%     87.04% |           4      3.70%     90.74% |           4      3.70%     94.44% |           6      5.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total          108                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        2186     33.86%     33.86% |         273      4.23%     38.09% |         296      4.58%     42.67% |         285      4.41%     47.09% |         292      4.52%     51.61% |         281      4.35%     55.96% |         284      4.40%     60.36% |         288      4.46%     64.82% |         287      4.45%     69.27% |         272      4.21%     73.48% |         279      4.32%     77.80% |         287      4.45%     82.25% |         278      4.31%     86.56% |         300      4.65%     91.20% |         278      4.31%     95.51% |         290      4.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         6456                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |        4398     56.76%     56.76% |         136      1.76%     58.52% |         238      3.07%     61.59% |         235      3.03%     64.62% |         262      3.38%     68.00% |         261      3.37%     71.37% |         238      3.07%     74.45% |         186      2.40%     76.85% |         325      4.19%     81.04% |         369      4.76%     85.80% |         231      2.98%     88.78% |         235      3.03%     91.82% |         135      1.74%     93.56% |         135      1.74%     95.30% |         229      2.96%     98.26% |         135      1.74%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         7748                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |           7      0.28%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           2      0.08%      0.35% |        1119     44.00%     44.36% |         210      8.26%     52.62% |           0      0.00%     52.62% |           4      0.16%     52.77% |         975     38.34%     91.11% |         225      8.85%     99.96% |           1      0.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total         2543                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |          22     27.16%     27.16% |           3      3.70%     30.86% |           4      4.94%     35.80% |           4      4.94%     40.74% |           4      4.94%     45.68% |           4      4.94%     50.62% |           4      4.94%     55.56% |           4      4.94%     60.49% |           4      4.94%     65.43% |           4      4.94%     70.37% |           4      4.94%     75.31% |           4      4.94%     80.25% |           4      4.94%     85.19% |           4      4.94%     90.12% |           4      4.94%     95.06% |           4      4.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           81                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |           6     20.00%     20.00% |           2      6.67%     26.67% |           1      3.33%     30.00% |           1      3.33%     33.33% |           1      3.33%     36.67% |           1      3.33%     40.00% |           1      3.33%     43.33% |           1      3.33%     46.67% |           1      3.33%     50.00% |           1      3.33%     53.33% |           1      3.33%     56.67% |           1      3.33%     60.00% |           1      3.33%     63.33% |           5     16.67%     80.00% |           1      3.33%     83.33% |           5     16.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total           30                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |          47     38.84%     38.84% |          54     44.63%     83.47% |          15     12.40%     95.87% |           0      0.00%     95.87% |           4      3.31%     99.17% |           0      0.00%     99.17% |           0      0.00%     99.17% |           1      0.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total          121                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |          20     95.24%     95.24% |           1      4.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total           21                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |          66     57.39%     57.39% |           6      5.22%     62.61% |           4      3.48%     66.09% |           3      2.61%     68.70% |           3      2.61%     71.30% |           2      1.74%     73.04% |           2      1.74%     74.78% |           2      1.74%     76.52% |           2      1.74%     78.26% |           2      1.74%     80.00% |           3      2.61%     82.61% |           3      2.61%     85.22% |           2      1.74%     86.96% |           6      5.22%     92.17% |           2      1.74%     93.91% |           7      6.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total          115                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |        1522    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total         1522                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |          16     13.22%     13.22% |          79     65.29%     78.51% |          19     15.70%     94.21% |           1      0.83%     95.04% |           5      4.13%     99.17% |           0      0.00%     99.17% |           0      0.00%     99.17% |           1      0.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total          121                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |          16     13.22%     13.22% |          79     65.29%     78.51% |          19     15.70%     94.21% |           1      0.83%     95.04% |           5      4.13%     99.17% |           0      0.00%     99.17% |           0      0.00%     99.17% |           1      0.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total          121                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |        6167     90.37%     90.37% |           0      0.00%     90.37% |           0      0.00%     90.37% |           0      0.00%     90.37% |           0      0.00%     90.37% |           0      0.00%     90.37% |           0      0.00%     90.37% |           0      0.00%     90.37% |           2      0.03%     90.40% |         196      2.87%     93.27% |         100      1.47%     94.74% |           0      0.00%     94.74% |           1      0.01%     94.75% |         255      3.74%     98.49% |         102      1.49%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total         6824                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         396     10.89%     10.89% |         129      3.55%     14.44% |         232      6.38%     20.83% |         228      6.27%     27.10% |         255      7.02%     34.11% |         254      6.99%     41.10% |         231      6.35%     47.46% |         179      4.92%     52.38% |         317      8.72%     61.10% |         361      9.93%     71.03% |         223      6.13%     77.17% |         228      6.27%     83.44% |         128      3.52%     86.96% |         124      3.41%     90.37% |         222      6.11%     96.48% |         128      3.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total         3635                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |        2610    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total         2610                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |         213     24.71%     24.71% |           0      0.00%     24.71% |           0      0.00%     24.71% |           0      0.00%     24.71% |           0      0.00%     24.71% |           0      0.00%     24.71% |           0      0.00%     24.71% |           0      0.00%     24.71% |           1      0.12%     24.83% |         195     22.62%     47.45% |          98     11.37%     58.82% |           0      0.00%     58.82% |           1      0.12%     58.93% |         251     29.12%     88.05% |         102     11.83%     99.88% |           1      0.12%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total          862                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          54      1.80%      1.80% |         105      3.51%      5.31% |         208      6.95%     12.26% |         208      6.95%     19.21% |         235      7.85%     27.05% |         236      7.88%     34.94% |         209      6.98%     41.92% |         162      5.41%     47.33% |         298      9.95%     57.28% |         343     11.46%     68.74% |         205      6.85%     75.58% |         208      6.95%     82.53% |         110      3.67%     86.21% |         105      3.51%     89.71% |         204      6.81%     96.53% |         104      3.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         2994                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |        1694     84.70%     84.70% |          24      1.20%     85.90% |          24      1.20%     87.10% |          20      1.00%     88.10% |          20      1.00%     89.10% |          18      0.90%     90.00% |          22      1.10%     91.10% |          17      0.85%     91.95% |          20      1.00%     92.95% |          19      0.95%     93.90% |          19      0.95%     94.85% |          20      1.00%     95.85% |          18      0.90%     96.75% |          23      1.15%     97.90% |          18      0.90%     98.80% |          24      1.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total         2000                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1873     92.49%     92.49% |          83      4.10%     96.59% |          23      1.14%     97.73% |           4      0.20%     97.93% |           8      0.40%     98.32% |           3      0.15%     98.47% |           3      0.15%     98.62% |           4      0.20%     98.81% |           3      0.15%     98.96% |           3      0.15%     99.11% |           3      0.15%     99.26% |           3      0.15%     99.41% |           3      0.15%     99.56% |           3      0.15%     99.70% |           3      0.15%     99.85% |           3      0.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         2025                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |         306     14.43%     14.43% |         152      7.17%     21.59% |         205      9.67%     31.26% |         126      5.94%     37.20% |         112      5.28%     42.48% |         114      5.37%     47.85% |         110      5.19%     53.04% |         111      5.23%     58.27% |         113      5.33%     63.60% |         101      4.76%     68.36% |         110      5.19%     73.55% |         110      5.19%     78.74% |         110      5.19%     83.92% |         108      5.09%     89.01% |         110      5.19%     94.20% |         123      5.80%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         2121                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |           5      0.22%      0.22% |          38      1.65%      1.86% |          68      2.95%      4.81% |         155      6.72%     11.53% |         172      7.45%     18.98% |         164      7.11%     26.08% |         171      7.41%     33.49% |         173      7.50%     40.99% |         171      7.41%     48.40% |         168      7.28%     55.68% |         166      7.19%     62.87% |         174      7.54%     70.41% |         165      7.15%     77.56% |         189      8.19%     85.75% |         165      7.15%     92.89% |         164      7.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2308                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total            7                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        4399     56.82%     56.82% |         136      1.76%     58.58% |         237      3.06%     61.64% |         234      3.02%     64.66% |         262      3.38%     68.04% |         260      3.36%     71.40% |         238      3.07%     74.48% |         186      2.40%     76.88% |         325      4.20%     81.08% |         368      4.75%     85.83% |         231      2.98%     88.81% |         235      3.04%     91.85% |         134      1.73%     93.58% |         135      1.74%     95.32% |         229      2.96%     98.28% |         133      1.72%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         7742                       (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |          42     38.53%     38.53% |           4      3.67%     42.20% |           5      4.59%     46.79% |           5      4.59%     51.38% |           4      3.67%     55.05% |           5      4.59%     59.63% |           4      3.67%     63.30% |           4      3.67%     66.97% |           4      3.67%     70.64% |           5      4.59%     75.23% |           4      3.67%     78.90% |           4      3.67%     82.57% |           5      4.59%     87.16% |           4      3.67%     90.83% |           4      3.67%     94.50% |           6      5.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total          109                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |          41     37.96%     37.96% |           4      3.70%     41.67% |           5      4.63%     46.30% |           5      4.63%     50.93% |           4      3.70%     54.63% |           5      4.63%     59.26% |           4      3.70%     62.96% |           4      3.70%     66.67% |           4      3.70%     70.37% |           5      4.63%     75.00% |           4      3.70%     78.70% |           4      3.70%     82.41% |           5      4.63%     87.04% |           4      3.70%     90.74% |           4      3.70%     94.44% |           6      5.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total          108                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |           6     20.00%     20.00% |           2      6.67%     26.67% |           1      3.33%     30.00% |           1      3.33%     33.33% |           1      3.33%     36.67% |           1      3.33%     40.00% |           1      3.33%     43.33% |           1      3.33%     46.67% |           1      3.33%     50.00% |           1      3.33%     53.33% |           1      3.33%     56.67% |           1      3.33%     60.00% |           1      3.33%     63.33% |           5     16.67%     80.00% |           1      3.33%     83.33% |           5     16.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total           30                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |           6     20.00%     20.00% |           2      6.67%     26.67% |           1      3.33%     30.00% |           1      3.33%     33.33% |           1      3.33%     36.67% |           1      3.33%     40.00% |           1      3.33%     43.33% |           1      3.33%     46.67% |           1      3.33%     50.00% |           1      3.33%     53.33% |           1      3.33%     56.67% |           1      3.33%     60.00% |           1      3.33%     63.33% |           5     16.67%     80.00% |           1      3.33%     83.33% |           5     16.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total           30                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |          16     13.22%     13.22% |          79     65.29%     78.51% |          19     15.70%     94.21% |           1      0.83%     95.04% |           5      4.13%     99.17% |           0      0.00%     99.17% |           0      0.00%     99.17% |           1      0.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total          121                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |          16     13.22%     13.22% |          79     65.29%     78.51% |          19     15.70%     94.21% |           1      0.83%     95.04% |           5      4.13%     99.17% |           0      0.00%     99.17% |           0      0.00%     99.17% |           1      0.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total          121                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |         367     10.35%     10.35% |         125      3.52%     13.87% |         224      6.32%     20.19% |         224      6.32%     26.50% |         251      7.08%     33.58% |         250      7.05%     40.63% |         223      6.29%     46.91% |         175      4.93%     51.85% |         313      8.82%     60.67% |         360     10.15%     70.82% |         220      6.20%     77.02% |         224      6.32%     83.34% |         124      3.50%     86.83% |         124      3.50%     90.33% |         219      6.17%     96.50% |         124      3.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total         3547                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         396     10.89%     10.89% |         129      3.55%     14.44% |         232      6.38%     20.83% |         228      6.27%     27.10% |         255      7.02%     34.11% |         254      6.99%     41.10% |         231      6.35%     47.46% |         179      4.92%     52.38% |         317      8.72%     61.10% |         361      9.93%     71.03% |         223      6.13%     77.17% |         228      6.27%     83.44% |         128      3.52%     86.96% |         124      3.41%     90.37% |         222      6.11%     96.48% |         128      3.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total         3635                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |          29     32.95%     32.95% |           4      4.55%     37.50% |           8      9.09%     46.59% |           4      4.55%     51.14% |           4      4.55%     55.68% |           4      4.55%     60.23% |           8      9.09%     69.32% |           4      4.55%     73.86% |           4      4.55%     78.41% |           1      1.14%     79.55% |           3      3.41%     82.95% |           4      4.55%     87.50% |           4      4.55%     92.05% |           0      0.00%     92.05% |           3      3.41%     95.45% |           4      4.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total           88                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS           6457      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX           7764      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE          102      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data          6776      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data           1957      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean          164      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock           2121      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock         9874      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS         2030      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX         4748      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS         2302      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX            7      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE          101      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS         2121      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         2994      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data         2025      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data            3      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data         4748      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock          108      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX           15      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         9766      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data         1933      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean          157      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           31      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           24      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean            7      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock         2090      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     47523483                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.003892                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.000270                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     0.882982                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    47523078    100.00%    100.00% |         272      0.00%    100.00% |         111      0.00%    100.00% |          12      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     47523483                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     47518837                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    47518837    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     47518837                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples         4646                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    40.807146                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    15.877129                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    79.949714                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |        4241     91.28%     91.28% |         272      5.85%     97.14% |         111      2.39%     99.53% |          12      0.26%     99.78% |           3      0.06%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           6      0.13%     99.98% |           1      0.02%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total         4646                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     23521829                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.027342                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.010939                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     1.417390                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    23521106    100.00%    100.00% |         628      0.00%    100.00% |          79      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     23521829                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     23517320                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.014686                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.010220                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.135188                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |    23517318    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     23517320                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples         4509                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    67.038368                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    41.227360                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    77.639748                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        3787     83.99%     83.99% |         628     13.93%     97.92% |          78      1.73%     99.65% |           8      0.18%     99.82% |           1      0.02%     99.84% |           1      0.02%     99.87% |           0      0.00%     99.87% |           1      0.02%     99.89% |           4      0.09%     99.98% |           1      0.02%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total         4509                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples     25715876                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.011963                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.000432                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     1.681116                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |    25714680    100.00%    100.00% |        1004      0.00%    100.00% |         170      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total     25715876                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples     25713141                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    25713141    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total     25713141                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples         2735                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   113.482633                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    58.050888                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   118.012750                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |        1539     56.27%     56.27% |        1004     36.71%     92.98% |         170      6.22%     99.20% |          10      0.37%     99.56% |           0      0.00%     99.56% |           0      0.00%     99.56% |           0      0.00%     99.56% |           1      0.04%     99.60% |          10      0.37%     99.96% |           1      0.04%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total         2735                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       309195                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.004838                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.000117                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     1.180760                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      309190    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       309195                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       309187                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      309187    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       309187                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples            8                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean          188                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    92.717220                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   147.033524                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |           3     37.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           3     37.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total            8                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        16756                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.250239                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.018364                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev     5.421476                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       16753     99.98%     99.98% |           1      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        16756                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        16675                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       16675    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        16675                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           81                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    52.765432                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    43.140235                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    58.786323                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          78     96.30%     96.30% |           1      1.23%     97.53% |           0      0.00%     97.53% |           0      0.00%     97.53% |           1      1.23%     98.77% |           0      0.00%     98.77% |           0      0.00%     98.77% |           1      1.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           81                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        16756                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       16756    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        16756                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        16756                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       16756    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        16756                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count         6778                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count         6778                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000318                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time       624500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time    92.136323                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count         6776                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count         6776                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000373                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples         9919                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.993649                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.079446                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0            63      0.64%      0.64% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1          9856     99.36%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total         9919                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits     16399515                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses         1333                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses     16400848                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits      8442514                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses         1587                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses      8444101                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count         9919                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.000893                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time      1369086                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   138.026616                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count        17611                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.001167                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time      4400010                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   249.844415                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count     24844949                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.577987                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_time       424242                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_avg_stall_time     0.017076                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count         6917                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.000164                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetchQueue.m_stall_time        42924                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_avg_stall_time     6.205580                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved         2729                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams          122                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested         6917                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits         6289                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits          169                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed          118                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples          677                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.994092                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.076695                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0             4      0.59%      0.59% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1           673     99.41%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total          677                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits      3231778                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses          238                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses      3232016                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits      1147515                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses           95                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses      1147610                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count          677                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time       100418                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   148.327917                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count          677                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time       172110                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   254.224520                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count      4379626                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.101881                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count          151                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved          323                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested          151                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits          100                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            7                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.delayHistogram::samples         1046                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::mean     0.869981                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::stdev     0.336485                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::0          136     13.00%     13.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::1          910     87.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::total         1046                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_hits      4007861                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses          623                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses      4008484                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits      1148492                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses           73                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses      1148565                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.bufferFromL1.m_msg_count         1046                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferFromL1.m_buf_msgs     0.000098                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferFromL1.m_stall_time       187500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferFromL1.m_avg_stall_time   179.254302                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.bufferToL1.m_msg_count         1146                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferToL1.m_buf_msgs     0.000092                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferToL1.m_stall_time       244700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferToL1.m_avg_stall_time   213.525305                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.mandatoryQueue.m_msg_count      5157049                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.mandatoryQueue.m_buf_msgs     0.163218                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetchQueue.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved          689                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested          140                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits           93                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            3                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.delayHistogram::samples          755                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::mean     0.801325                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::stdev     0.399268                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::0          150     19.87%     19.87% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::1          605     80.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::total          755                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_hits      3964726                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses          317                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses      3965043                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits      1159319                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses           74                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses      1159393                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.bufferFromL1.m_msg_count          755                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferFromL1.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferFromL1.m_stall_time       122700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferFromL1.m_avg_stall_time   162.516556                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.bufferToL1.m_msg_count          755                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferToL1.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferToL1.m_stall_time       134800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferToL1.m_avg_stall_time   178.543046                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.mandatoryQueue.m_msg_count      5124436                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.mandatoryQueue.m_buf_msgs     0.162186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetchQueue.m_msg_count          147                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved          385                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested          147                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits          101                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            2                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.delayHistogram::samples          551                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::mean     0.769510                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::stdev     0.421529                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::0          127     23.05%     23.05% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::1          424     76.95%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::total          551                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_hits      4008102                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses          221                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses      4008323                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits      1146871                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses           71                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses      1146942                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.bufferFromL1.m_msg_count          551                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferFromL1.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferFromL1.m_stall_time        87200                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferFromL1.m_avg_stall_time   158.257713                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.bufferToL1.m_msg_count          552                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferToL1.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferToL1.m_stall_time       115300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferToL1.m_avg_stall_time   208.876812                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.mandatoryQueue.m_msg_count      5155265                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.mandatoryQueue.m_buf_msgs     0.163162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetchQueue.m_msg_count          139                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved          286                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams           10                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested          139                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits           97                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            2                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.delayHistogram::samples         1794                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::mean     0.809365                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::stdev     0.392912                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::0          342     19.06%     19.06% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::1         1452     80.94%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::total         1794                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_hits      4007415                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses         1477                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses      4008892                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits      1146958                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses           75                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses      1147033                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.bufferFromL1.m_msg_count         1794                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferFromL1.m_buf_msgs     0.000165                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferFromL1.m_stall_time       289300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferFromL1.m_avg_stall_time   161.259755                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.bufferToL1.m_msg_count         2049                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferToL1.m_buf_msgs     0.000161                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferToL1.m_stall_time       390900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferToL1.m_avg_stall_time   190.775988                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.mandatoryQueue.m_msg_count      5155925                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.mandatoryQueue.m_buf_msgs     0.163183                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetchQueue.m_msg_count          143                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved         1545                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams           22                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested          143                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits           54                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            3                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed           14                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.delayHistogram::samples         1061                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::mean     0.693685                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::stdev     0.461179                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::0          325     30.63%     30.63% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::1          736     69.37%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::total         1061                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_hits      3996088                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses          639                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses      3996727                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits      1147688                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses           73                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses      1147761                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.bufferFromL1.m_msg_count         1061                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferFromL1.m_buf_msgs     0.000097                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferFromL1.m_stall_time       168900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferFromL1.m_avg_stall_time   159.189444                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.bufferToL1.m_msg_count         1163                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferToL1.m_buf_msgs     0.000094                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferToL1.m_stall_time       262000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferToL1.m_avg_stall_time   225.279450                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.mandatoryQueue.m_msg_count      5144488                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.mandatoryQueue.m_buf_msgs     0.162821                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetchQueue.m_msg_count          137                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved          704                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams           10                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested          137                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits           93                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            4                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.delayHistogram::samples          564                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::mean     0.645390                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::stdev     0.478820                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::0          200     35.46%     35.46% # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::1          364     64.54%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::total          564                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_hits      4003277                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses          222                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses      4003499                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits      1159143                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses           77                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses      1159220                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.bufferFromL1.m_msg_count          564                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.bufferFromL1.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.bufferFromL1.m_stall_time        72400                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl15.bufferFromL1.m_avg_stall_time   128.368794                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl15.bufferToL1.m_msg_count          565                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.bufferToL1.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.bufferToL1.m_stall_time       113300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl15.bufferToL1.m_avg_stall_time   200.530973                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl15.mandatoryQueue.m_msg_count      5162719                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.mandatoryQueue.m_buf_msgs     0.163398                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetchQueue.m_msg_count          146                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved          291                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested          146                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits           98                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            4                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples          805                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.995031                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.070359                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0             4      0.50%      0.50% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1           801     99.50%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total          805                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits      3202240                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses          373                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses      3202613                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits      1147632                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses           78                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses      1147710                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count          805                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time       117052                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   145.406211                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count          805                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time       197676                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   245.560248                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count      4350323                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.101199                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count          123                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved          437                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams           16                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested          123                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits           49                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits           10                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed           21                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples          754                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.990716                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.095968                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0             7      0.93%      0.93% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1           747     99.07%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total          754                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits      3336901                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses          317                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses      3337218                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits      1150439                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses           77                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses      1150516                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count          754                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     0.000068                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time       108064                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   143.320955                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count          754                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time       186472                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   247.310345                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count      4487734                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.104395                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count          143                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved          384                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams           10                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested          143                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits           97                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            6                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples          823                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.989064                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.104063                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0             9      1.09%      1.09% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1           814     98.91%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total          823                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits      3420958                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses          349                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses      3421307                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits      1162094                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses           82                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses      1162176                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count          823                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time       123970                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   150.631835                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count          823                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time       199442                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   242.335358                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count      4583483                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.106623                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count          147                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved          421                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested          147                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits           97                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            6                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.delayHistogram::samples          801                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::mean     0.990012                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::stdev     0.099499                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::0             8      1.00%      1.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::1           793     99.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::total          801                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_hits      3206168                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses          345                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses      3206513                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits      1147550                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses           77                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses      1147627                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.bufferFromL1.m_msg_count          801                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferFromL1.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferFromL1.m_stall_time       119192                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferFromL1.m_avg_stall_time   148.803995                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.bufferToL1.m_msg_count          801                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferToL1.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferToL1.m_stall_time       198948                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferToL1.m_avg_stall_time   248.374532                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.mandatoryQueue.m_msg_count      4354140                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_buf_msgs     0.101288                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetchQueue.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved          412                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams           10                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested          140                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits           94                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            6                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            7                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.delayHistogram::samples          758                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::mean     0.992084                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::stdev     0.088675                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::0             6      0.79%      0.79% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::1           752     99.21%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::total          758                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_hits      3247442                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses          331                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses      3247773                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits      1149971                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses           76                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses      1150047                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.bufferFromL1.m_msg_count          758                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferFromL1.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferFromL1.m_stall_time       108290                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferFromL1.m_avg_stall_time   142.862797                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.bufferToL1.m_msg_count          758                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferToL1.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferToL1.m_stall_time       199564                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferToL1.m_avg_stall_time   263.277045                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.mandatoryQueue.m_msg_count      4397820                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_buf_msgs     0.102304                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetchQueue.m_msg_count          131                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved          398                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested          131                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits           82                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            5                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            5                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.delayHistogram::samples          660                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::mean     0.993939                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::stdev     0.077672                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::0             4      0.61%      0.61% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::1           656     99.39%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::total          660                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_hits      3334574                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses          268                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses      3334842                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits      1155921                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses           78                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses      1155999                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.bufferFromL1.m_msg_count          660                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferFromL1.m_buf_msgs     0.000060                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferFromL1.m_stall_time        94088                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferFromL1.m_avg_stall_time   142.557576                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.bufferToL1.m_msg_count          660                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferToL1.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferToL1.m_stall_time       174730                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferToL1.m_avg_stall_time   264.742424                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.mandatoryQueue.m_msg_count      4490841                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_buf_msgs     0.104468                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetchQueue.m_msg_count          145                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved          337                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested          145                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits           99                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            5                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.delayHistogram::samples          937                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::mean     0.748132                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::stdev     0.434317                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::0           236     25.19%     25.19% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::1           701     74.81%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::total          937                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_hits      4005761                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses          411                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses      4006172                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits      1154170                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses           74                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses      1154244                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.bufferFromL1.m_msg_count          937                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferFromL1.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferFromL1.m_stall_time       141200                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferFromL1.m_avg_stall_time   150.693703                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.bufferToL1.m_msg_count          939                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferToL1.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferToL1.m_stall_time       189500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferToL1.m_avg_stall_time   201.810437                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.mandatoryQueue.m_msg_count      5160416                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_buf_msgs     0.163325                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetchQueue.m_msg_count          145                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved          480                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested          145                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits          100                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            1                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.delayHistogram::samples         2321                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::mean     0.797932                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::stdev     0.401629                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::0           469     20.21%     20.21% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::1          1852     79.79%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::total         2321                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_hits      4005969                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses         1780                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses      4007749                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits      1146864                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses           70                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses      1146934                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.bufferFromL1.m_msg_count         2321                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferFromL1.m_buf_msgs     0.000214                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferFromL1.m_stall_time       379700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferFromL1.m_avg_stall_time   163.593279                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.bufferToL1.m_msg_count         2517                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferToL1.m_buf_msgs     0.000201                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferToL1.m_stall_time       524400                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferToL1.m_avg_stall_time   208.343266                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.mandatoryQueue.m_msg_count      5154683                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.mandatoryQueue.m_buf_msgs     0.163143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetchQueue.m_msg_count          125                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved         1841                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested          125                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits           78                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            5                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed           10                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples         8497                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.345063                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     2.605140                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15         8467     99.65%     99.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31           14      0.16%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47            7      0.08%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63            4      0.05%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79            4      0.05%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95            1      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total         8497                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits         2877                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses         6626                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses         9503                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count         1831                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time       838000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count          419                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time   457.673403                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count         6626                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.000524                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count         6666                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.000264                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count         3541                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000280                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count         6619                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples          631                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    20.076070                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    63.580125                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-63          580     91.92%     91.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-127           26      4.12%     96.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-191            7      1.11%     97.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-255            3      0.48%     97.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-319            4      0.63%     98.26% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::320-383            4      0.63%     98.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::384-447            4      0.63%     99.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::448-511            3      0.48%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total          631                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits           54                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses          413                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses          467                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count          214                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time       420000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count          210                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time  1962.616822                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count          413                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count          417                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count          317                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count          375                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples          745                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    18.218792                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    60.329286                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-127          714     95.84%     95.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-255           17      2.28%     98.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-383            7      0.94%     99.06% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::384-511            7      0.94%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total          745                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_hits          308                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses          514                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses          822                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_msg_count          227                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL2.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL2.m_stall_time       495500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_stall_count          224                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.requestFromL2.m_avg_stall_time  2182.819383                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL2.m_msg_count          514                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL2.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL2.m_msg_count          518                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL2.m_msg_count          246                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.unblockToL2.m_msg_count          348                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples          761                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    17.904074                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    65.233346                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-127          735     96.58%     96.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-255           10      1.31%     97.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-383            7      0.92%     98.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::384-511            8      1.05%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::640-767            1      0.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total          761                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses          526                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses          526                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_msg_count          231                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL2.m_stall_time       483500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_stall_count          229                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.requestFromL2.m_avg_stall_time  2093.073593                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL2.m_msg_count          526                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL2.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL2.m_msg_count          251                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.unblockToL2.m_msg_count          352                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.delayHistogram::samples          553                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    20.788427                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    65.816998                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-127          531     96.02%     96.02% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-255            7      1.27%     97.29% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-383            8      1.45%     98.73% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::384-511            7      1.27%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total          553                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_hits            5                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses          417                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses          422                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_msg_count          130                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL2.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL2.m_stall_time       288000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_stall_count          129                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.requestFromL2.m_avg_stall_time  2215.384615                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL2.m_msg_count          417                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL2.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL2.m_msg_count          423                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL2.m_msg_count          148                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.unblockToL2.m_msg_count          252                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockToL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.delayHistogram::samples          577                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    22.171577                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    64.014105                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-127          546     94.63%     94.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-255           18      3.12%     97.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::256-383            7      1.21%     98.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::384-511            6      1.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total          577                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_hits         1226                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses          439                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses         1665                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_msg_count          134                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL2.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL2.m_stall_time       270500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_stall_count          129                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.requestFromL2.m_avg_stall_time  2018.656716                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL2.m_msg_count          439                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL2.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL2.m_msg_count          443                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL2.m_msg_count          157                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.unblockToL2.m_msg_count          250                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockToL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples          739                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    15.953992                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    57.715666                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-127          716     96.89%     96.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-255            9      1.22%     98.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-383            7      0.95%     99.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::384-511            7      0.95%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total          739                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_hits          327                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses          511                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses          838                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL2.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL2.m_stall_time       484000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_stall_count          223                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.requestFromL2.m_avg_stall_time  2160.714286                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL2.m_msg_count          511                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL2.m_buf_msgs     0.000040                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL2.m_msg_count          515                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseToL2.m_msg_count          242                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.unblockToL2.m_msg_count          346                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.delayHistogram::samples          572                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    22.531469                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    71.095068                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-127          547     95.63%     95.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-255            8      1.40%     97.03% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-383            8      1.40%     98.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::384-511            8      1.40%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::512-639            1      0.17%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total          572                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_hits            2                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses          429                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses          431                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.requestFromL2.m_msg_count          135                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL2.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL2.m_stall_time       271000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL2.m_stall_count          133                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.requestFromL2.m_avg_stall_time  2007.407407                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL2.m_msg_count          429                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL2.m_buf_msgs     0.000034                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL2.m_msg_count          437                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseToL2.m_msg_count          159                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.unblockToL2.m_msg_count          265                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockToL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.delayHistogram::samples          799                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    24.688360                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    70.963662                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-63          717     89.74%     89.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-127           31      3.88%     93.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-191           16      2.00%     95.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-255            8      1.00%     96.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-319            9      1.13%     97.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::320-383           11      1.38%     99.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::384-447            4      0.50%     99.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::448-511            3      0.38%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total          799                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits           15                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses          538                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses          553                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count          255                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time       504000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count          252                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time  1976.470588                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count          538                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count          544                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count          298                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count          470                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples          762                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    16.685039                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    56.968055                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-63          711     93.31%     93.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-127           29      3.81%     97.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-191            4      0.52%     97.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-255            4      0.52%     98.16% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-319            3      0.39%     98.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::320-383            4      0.52%     99.08% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::384-447            4      0.52%     99.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::448-511            3      0.39%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total          762                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses          524                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses          524                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count          232                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time       460000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count          230                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time  1982.758621                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count          524                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count          369                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples          825                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    24.135758                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    89.198214                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-127          791     95.88%     95.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-255            8      0.97%     96.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-383            6      0.73%     97.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::384-511            8      0.97%     98.55% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::512-639           11      1.33%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::640-767            1      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total          825                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits            4                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses          558                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses          562                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time       522000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count          261                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time  1984.790875                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count          558                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count          562                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count          288                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count          386                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples          808                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    19.361386                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    66.005205                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-127          773     95.67%     95.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-255           14      1.73%     97.40% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-383           12      1.49%     98.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::384-511            9      1.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total          808                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses          546                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses          546                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_msg_count          256                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL2.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL2.m_stall_time       510000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_stall_count          255                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.requestFromL2.m_avg_stall_time  1992.187500                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL2.m_msg_count          546                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL2.m_msg_count          552                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL2.m_msg_count          274                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.unblockToL2.m_msg_count          382                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockToL2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples          763                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    15.166448                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    46.682232                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-127          742     97.25%     97.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-255           10      1.31%     98.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-383            9      1.18%     99.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::384-511            2      0.26%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total          763                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses          526                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses          526                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL2.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL2.m_stall_time       464000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_stall_count          232                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.requestFromL2.m_avg_stall_time  1991.416309                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL2.m_msg_count          526                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL2.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL2.m_msg_count          255                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.unblockToL2.m_msg_count          355                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples          664                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    37.457831                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev   132.616031                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-127          627     94.43%     94.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-255            7      1.05%     95.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::384-511            8      1.20%     96.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::512-639            8      1.20%     97.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::640-767            8      1.20%     99.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::768-895            6      0.90%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total          664                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_hits            1                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses          478                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses          479                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_msg_count          182                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL2.m_buf_msgs     0.000036                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL2.m_stall_time       362000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_stall_count          181                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.requestFromL2.m_avg_stall_time  1989.010989                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL2.m_msg_count          478                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL2.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL2.m_msg_count          482                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL2.m_msg_count          200                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.unblockToL2.m_msg_count          305                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockToL2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples          940                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    21.643617                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    81.677393                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-127          899     95.64%     95.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-255           14      1.49%     97.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::256-383            8      0.85%     97.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::384-511            9      0.96%     98.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::512-639           10      1.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total          940                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_hits            3                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses          616                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses          619                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_msg_count          320                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL2.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL2.m_stall_time       688500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_stall_count          318                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.requestFromL2.m_avg_stall_time  2151.562500                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL2.m_msg_count          616                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL2.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL2.m_msg_count          620                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL2.m_msg_count          340                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL2.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.unblockToL2.m_msg_count          445                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockToL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples         1015                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    13.013793                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    52.647050                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-127          989     97.44%     97.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-255           11      1.08%     98.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-383            7      0.69%     99.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::384-511            7      0.69%     99.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::512-639            1      0.10%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total         1015                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_hits         1314                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses          645                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses         1959                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_msg_count          364                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL2.m_buf_msgs     0.000079                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL2.m_stall_time       821500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_stall_count          362                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.requestFromL2.m_avg_stall_time  2256.868132                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL2.m_msg_count          645                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL2.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL2.m_msg_count          651                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL2.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL2.m_msg_count          383                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL2.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.unblockToL2.m_msg_count          477                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples        35198                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     6.623189                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    42.490974                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-127        34741     98.70%     98.70% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-255          172      0.49%     99.19% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-383          130      0.37%     99.56% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-511          105      0.30%     99.86% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-639           32      0.09%     99.95% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::640-767           11      0.03%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::768-895            7      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total        35198                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count         6778                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000536                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         5223                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        14306                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.000568                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time        31500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count           17                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     2.201873                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         2410                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        11896                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        14306                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count         9186                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.000455                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count         8897                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000352                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        11995                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.000475                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control           63252                       (Unspecified)
system.ruby.network.msg_byte.Control           506016                       (Unspecified)
system.ruby.network.msg_count.Request_Control        15685                       (Unspecified)
system.ruby.network.msg_byte.Request_Control       125480                       (Unspecified)
system.ruby.network.msg_count.Response_Data        69297                       (Unspecified)
system.ruby.network.msg_byte.Response_Data      4989384                       (Unspecified)
system.ruby.network.msg_count.Response_Control        36636                       (Unspecified)
system.ruby.network.msg_byte.Response_Control       293088                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count         6626                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count         3541                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count         6618                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count          413                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count          317                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count          375                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count          538                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count          298                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count          470                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count          524                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count          369                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count          558                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count          288                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count          386                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers0.m_msg_count          546                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers1.m_msg_count          274                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers1.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers2.m_msg_count          382                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers0.m_msg_count          526                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers1.m_msg_count          255                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers2.m_msg_count          355                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers0.m_msg_count          478                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers0.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers1.m_msg_count          200                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers2.m_msg_count          305                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers0.m_msg_count          616                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers0.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers1.m_msg_count          340                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers1.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers2.m_msg_count          445                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers0.m_msg_count          645                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers0.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers1.m_msg_count          383                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers1.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers2.m_msg_count          477                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers0.m_msg_count          514                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers0.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers1.m_msg_count          246                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers2.m_msg_count          348                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers0.m_msg_count          526                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers1.m_msg_count          251                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers2.m_msg_count          352                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers0.m_msg_count          417                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers0.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers1.m_msg_count          148                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers2.m_msg_count          252                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers0.m_msg_count          439                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers0.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers1.m_msg_count          157                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers2.m_msg_count          250                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers0.m_msg_count          511                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers0.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers1.m_msg_count          242                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers2.m_msg_count          346                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers0.m_msg_count          429                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers0.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers1.m_msg_count          159                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers2.m_msg_count          265                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count         6778                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count         9186                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.000363                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count         5223                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.000207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count         6776                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count         6666                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.000264                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count         1831                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count          417                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count          214                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count          544                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count          255                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count          232                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count          562                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers1.m_msg_count          552                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers2.m_msg_count          256                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers1.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers2.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers1.m_msg_count          482                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers2.m_msg_count          182                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers1.m_msg_count          620                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers1.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers2.m_msg_count          320                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers1.m_msg_count          651                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers1.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers2.m_msg_count          364                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers1.m_msg_count          518                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers1.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers2.m_msg_count          227                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers1.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers2.m_msg_count          231                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers1.m_msg_count          423                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers2.m_msg_count          130                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers1.m_msg_count          443                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers2.m_msg_count          134                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers1.m_msg_count          515                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers1.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers2.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links65.buffers1.m_msg_count          437                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links65.buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links65.buffers2.m_msg_count          135                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links65.buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count        14306                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.000566                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count         8897                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.000352                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count        11995                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.000475                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count         6778                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     0.104577                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0         6626                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0        53008                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2         1831                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2        14648                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1        10057                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1       724104                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1          150                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2         6618                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1         1200                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2        52944                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count         6666                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.000264                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count         1831                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count         6626                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.000332                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time       884500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time   133.489285                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count         3541                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.007983                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time     99124000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time 27993.222254                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count         6618                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization        30579                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     0.120976                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count         8497                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes       489288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes       421312                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy        26346                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2         1831                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2        14648                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1         6583                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1       473976                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1           83                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1          664                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization 22288.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     0.088178                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count        16785                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes       356616                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes       222336                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time    100008500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy        15452                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time  5958.206732                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0         6626                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0        53008                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1         3474                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1       250128                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1           67                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2         6618                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1          536                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2        52944                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     0.007414                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0          413                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0         3304                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2          214                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2         1712                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1          720                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1        51840                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1           14                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2          375                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1          112                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2         3000                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count          417                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count          214                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count          413                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time       169500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time   410.411622                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count          317                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time       621000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time  1958.990536                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count          375                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization  1951.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     0.007721                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count          631                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes        31224                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes        26176                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy         1636                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2          214                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2         1712                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1          409                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1        29448                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization  1796.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     0.007107                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count         1105                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes        28744                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes        19904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time       790500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy         1332                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   715.384615                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0          413                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0         3304                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1          311                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1        22392                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2          375                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2         3000                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     0.008633                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0          538                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0         4304                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2          255                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2         2040                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1          828                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1        59616                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1           14                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2          470                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1          112                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2         3760                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count          544                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count          255                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count          538                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time       174500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time   324.349442                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count          298                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time       147500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time   494.966443                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count          470                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization  2535.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     0.010031                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count          799                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes        40568                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes        34176                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy         2136                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2          255                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2         2040                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1          534                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1        38448                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization         1829                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     0.007236                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count         1306                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes        29264                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes        18816                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time       322000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy         1243                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   246.554364                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0          538                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0         4304                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1          294                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1        21168                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2          470                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2         3760                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     0.007980                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0          524                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0         4192                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2          232                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2         1856                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1          770                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1        55440                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1           13                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2          369                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1          104                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2         2952                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count          232                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count          524                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time       125000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time   238.549618                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time        52500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time   207.509881                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count          369                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization         2461                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     0.009736                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count          762                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes        39376                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes        33280                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy         2080                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2          232                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2         1856                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1          520                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1        37440                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization         1573                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     0.006223                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count         1146                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes        25168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes        16000                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time       177500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy         1051                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time   154.886562                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0          524                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0         4192                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1          250                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1        18000                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2          369                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2         2952                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     0.008673                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0          558                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0         4464                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2          263                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2         2104                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1          839                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1        60408                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1           11                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2          386                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1           88                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2         3088                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count          562                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count          558                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time       130500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time   233.870968                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count          288                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time        59000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time   204.861111                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count          386                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization  2628.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     0.010399                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count          825                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes        42056                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes        35456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy         2216                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2          263                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2         2104                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1          554                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1        39888                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization         1756                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     0.006947                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count         1232                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes        28096                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes        18240                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time       189500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy         1194                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time   153.814935                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0          558                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0         4464                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1          285                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1        20520                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2          386                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2         3088                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized     0.008429                       (Unspecified)
system.ruby.network.routers21.msg_count.Control::0          546                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Control::0         4368                       (Unspecified)
system.ruby.network.routers21.msg_count.Request_Control::2          256                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Request_Control::2         2048                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Data::1          814                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Data::1        58608                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::2          382                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::2         3056                       (Unspecified)
system.ruby.network.routers21.port_buffers1.m_msg_count          552                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers2.m_msg_count          256                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_msg_count          546                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers3.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_stall_time       117000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers3.m_avg_stall_time   214.285714                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers4.m_msg_count          274                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers4.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers4.m_stall_time        38000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers4.m_avg_stall_time   138.686131                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers5.m_msg_count          382                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers5.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization         2572                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization     0.010175                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count          808                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes        41152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes        34688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy         2168                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.msg_count.Request_Control::2          256                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Request_Control::2         2048                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Data::1          542                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Data::1        39024                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers21.throttle01.acc_link_utilization         1689                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization     0.006682                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count         1202                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes        27024                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes        17408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time       155000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy         1138                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time   128.951747                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.msg_count.Control::0          546                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Control::0         4368                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Data::1          272                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Data::1        19584                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::2          382                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::2         3056                       (Unspecified)
system.ruby.network.routers22.percent_links_utilized     0.008010                       (Unspecified)
system.ruby.network.routers22.msg_count.Control::0          526                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Control::0         4208                       (Unspecified)
system.ruby.network.routers22.msg_count.Request_Control::2          233                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Request_Control::2         1864                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Data::1          775                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Data::1        55800                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::2          355                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::2         2840                       (Unspecified)
system.ruby.network.routers22.port_buffers1.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers2.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_msg_count          526                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers3.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_stall_time       109500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers3.m_avg_stall_time   208.174905                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers4.m_msg_count          255                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers4.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers4.m_stall_time       128000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers4.m_avg_stall_time   501.960784                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers5.m_msg_count          355                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization  2469.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization     0.009770                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count          763                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes        39512                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes        33408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy         2088                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.msg_count.Request_Control::2          233                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Request_Control::2         1864                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Data::1          522                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Data::1        37584                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers22.throttle01.acc_link_utilization         1580                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization     0.006251                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count         1136                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes        25280                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes        16192                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time       237500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy         1071                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time   209.066901                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.msg_count.Control::0          526                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Control::0         4208                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Data::1          253                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Data::1        18216                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::2          355                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::2         2840                       (Unspecified)
system.ruby.network.routers23.percent_links_utilized     0.006946                       (Unspecified)
system.ruby.network.routers23.msg_count.Control::0          478                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Control::0         3824                       (Unspecified)
system.ruby.network.routers23.msg_count.Request_Control::2          182                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Request_Control::2         1456                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Data::1          672                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Data::1        48384                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::2          305                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::2         2440                       (Unspecified)
system.ruby.network.routers23.port_buffers1.m_msg_count          482                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers2.m_msg_count          182                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_msg_count          478                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers3.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_stall_time       119500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers3.m_avg_stall_time          250                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers4.m_msg_count          200                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers4.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers4.m_stall_time        36000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers4.m_avg_stall_time          180                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers5.m_msg_count          305                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers5.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization         2228                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization     0.008814                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count          664                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes        35648                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes        30336                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy         1896                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.msg_count.Request_Control::2          182                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Request_Control::2         1456                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Data::1          474                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Data::1        34128                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers23.throttle01.acc_link_utilization  1283.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization     0.005078                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count          983                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes        20536                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes        12672                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time       155500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy          843                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time   158.189217                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.msg_count.Control::0          478                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Control::0         3824                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Data::1          198                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Data::1        14256                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::2          305                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::2         2440                       (Unspecified)
system.ruby.network.routers24.percent_links_utilized     0.009832                       (Unspecified)
system.ruby.network.routers24.msg_count.Control::0          616                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Control::0         4928                       (Unspecified)
system.ruby.network.routers24.msg_count.Request_Control::2          320                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Request_Control::2         2560                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Data::1          950                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Data::1        68400                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::2          445                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::2         3560                       (Unspecified)
system.ruby.network.routers24.port_buffers1.m_msg_count          620                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers1.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers2.m_msg_count          320                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_msg_count          616                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers3.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_stall_time        42000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers3.m_avg_stall_time    68.181818                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers4.m_msg_count          340                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers4.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers4.m_stall_time        40000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers4.m_avg_stall_time   117.647059                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers5.m_msg_count          445                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers5.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization         2918                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization     0.011544                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count          940                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes        46688                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes        39168                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy         2448                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.msg_count.Request_Control::2          320                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Request_Control::2         2560                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Data::1          612                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Data::1        44064                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers24.throttle01.acc_link_utilization  2052.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization     0.008120                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count         1401                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes        32840                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes        21632                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time        82000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy         1371                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time    58.529622                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.msg_count.Control::0          616                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Control::0         4928                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Data::1          338                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Data::1        24336                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::2          445                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::2         3560                       (Unspecified)
system.ruby.network.routers25.percent_links_utilized     0.010579                       (Unspecified)
system.ruby.network.routers25.msg_count.Control::0          645                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Control::0         5160                       (Unspecified)
system.ruby.network.routers25.msg_count.Request_Control::2          364                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Request_Control::2         2912                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Data::1         1022                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Data::1        73584                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::2          477                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::2         3816                       (Unspecified)
system.ruby.network.routers25.port_buffers1.m_msg_count          651                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers1.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers2.m_msg_count          364                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_msg_count          645                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers3.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_stall_time        46500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers3.m_avg_stall_time    72.093023                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers4.m_msg_count          383                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers4.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers4.m_stall_time        38000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers4.m_avg_stall_time    99.216710                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers5.m_msg_count          477                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers5.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization  3071.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization     0.012151                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count         1015                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes        49144                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes        41024                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy         2564                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.msg_count.Request_Control::2          364                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Request_Control::2         2912                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Data::1          641                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Data::1        46152                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers25.throttle01.acc_link_utilization  2276.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization     0.009006                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count         1505                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes        36424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes        24384                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time        84500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy         1543                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time    56.146179                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.msg_count.Control::0          645                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Control::0         5160                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Data::1          381                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Data::1        27432                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::2          477                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::2         3816                       (Unspecified)
system.ruby.network.routers26.percent_links_utilized     0.007791                       (Unspecified)
system.ruby.network.routers26.msg_count.Control::0          514                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Control::0         4112                       (Unspecified)
system.ruby.network.routers26.msg_count.Request_Control::2          227                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Request_Control::2         1816                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Data::1          753                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Data::1        54216                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::1           11                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::2          348                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::1           88                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::2         2784                       (Unspecified)
system.ruby.network.routers26.port_buffers1.m_msg_count          518                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers1.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers2.m_msg_count          227                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_msg_count          514                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers3.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_stall_time        38000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers3.m_avg_stall_time    73.929961                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers4.m_msg_count          246                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers4.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers4.m_stall_time       122000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers4.m_avg_stall_time   495.934959                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers5.m_msg_count          348                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization  2412.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization     0.009544                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count          745                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes        38600                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes        32640                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy         2040                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.msg_count.Request_Control::2          227                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Request_Control::2         1816                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Data::1          510                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Data::1        36720                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers26.throttle01.acc_link_utilization         1526                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization     0.006037                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count         1108                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes        24416                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes        15552                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time       160000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy          995                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time   144.404332                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.msg_count.Control::0          514                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Control::0         4112                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Data::1          243                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Data::1        17496                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::2          348                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::2         2784                       (Unspecified)
system.ruby.network.routers27.percent_links_utilized     0.007962                       (Unspecified)
system.ruby.network.routers27.msg_count.Control::0          526                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Control::0         4208                       (Unspecified)
system.ruby.network.routers27.msg_count.Request_Control::2          231                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Request_Control::2         1848                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Data::1          770                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Data::1        55440                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::1           11                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::2          352                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::1           88                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::2         2816                       (Unspecified)
system.ruby.network.routers27.port_buffers1.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers2.m_msg_count          231                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_msg_count          526                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers3.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_stall_time        48500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers3.m_avg_stall_time    92.205323                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers4.m_msg_count          251                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers4.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers4.m_stall_time        40000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers4.m_avg_stall_time   159.362550                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers5.m_msg_count          352                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization  2468.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization     0.009766                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count          761                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes        39496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes        33408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy         2088                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.msg_count.Request_Control::2          231                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Request_Control::2         1848                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Data::1          522                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Data::1        37584                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers27.throttle01.acc_link_utilization  1556.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization     0.006158                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count         1129                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes        24904                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes        15872                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time        88500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy         1013                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time    78.387954                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.msg_count.Control::0          526                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Control::0         4208                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Data::1          248                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Data::1        17856                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::2          352                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::2         2816                       (Unspecified)
system.ruby.network.routers28.percent_links_utilized     0.005778                       (Unspecified)
system.ruby.network.routers28.msg_count.Control::0          417                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Control::0         3336                       (Unspecified)
system.ruby.network.routers28.msg_count.Request_Control::2          130                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Request_Control::2         1040                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Data::1          559                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Data::1        40248                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::2          252                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::2         2016                       (Unspecified)
system.ruby.network.routers28.port_buffers1.m_msg_count          423                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers2.m_msg_count          130                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_msg_count          417                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers3.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_stall_time        51000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers3.m_avg_stall_time   122.302158                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers4.m_msg_count          148                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers4.m_stall_time        36000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers4.m_avg_stall_time   243.243243                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers5.m_msg_count          252                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers5.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization  1928.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization     0.007630                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count          553                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes        30856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes        26432                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy         1652                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.msg_count.Request_Control::2          130                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Request_Control::2         1040                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Data::1          413                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Data::1        29736                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers28.throttle01.acc_link_utilization   992.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization     0.003927                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count          817                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes        15880                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes         9344                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time        87000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy          605                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time   106.487148                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.msg_count.Control::0          417                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Control::0         3336                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Data::1          146                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Data::1        10512                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::2          252                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::2         2016                       (Unspecified)
system.ruby.network.routers29.percent_links_utilized     0.006044                       (Unspecified)
system.ruby.network.routers29.msg_count.Control::0          439                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Control::0         3512                       (Unspecified)
system.ruby.network.routers29.msg_count.Request_Control::2          134                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Request_Control::2         1072                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Data::1          586                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Data::1        42192                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::1           14                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::2          250                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::1          112                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::2         2000                       (Unspecified)
system.ruby.network.routers29.port_buffers1.m_msg_count          443                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers2.m_msg_count          134                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_msg_count          439                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers3.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_stall_time        85500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers3.m_avg_stall_time   194.760820                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers4.m_msg_count          157                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers4.m_stall_time        46000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers4.m_avg_stall_time   292.993631                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers5.m_msg_count          250                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers5.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization  2028.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization     0.008025                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count          577                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes        32456                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes        27840                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy         1740                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.msg_count.Request_Control::2          134                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Request_Control::2         1072                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Data::1          435                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Data::1        31320                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers29.throttle01.acc_link_utilization         1027                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization     0.004063                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count          846                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes        16432                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes         9664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time       131500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy          637                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time   155.437352                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.msg_count.Control::0          439                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Control::0         3512                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Data::1          151                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Data::1        10872                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::2          250                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::2         2000                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized     0.007728                       (Unspecified)
system.ruby.network.routers30.msg_count.Control::0          511                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Control::0         4088                       (Unspecified)
system.ruby.network.routers30.msg_count.Request_Control::2          224                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Request_Control::2         1792                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Data::1          747                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Data::1        53784                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::2          346                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::2         2768                       (Unspecified)
system.ruby.network.routers30.port_buffers1.m_msg_count          515                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers1.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers2.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_msg_count          511                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers3.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_stall_time        39500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers3.m_avg_stall_time    77.299413                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers4.m_msg_count          242                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers4.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers4.m_stall_time       121000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers4.m_avg_stall_time          500                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers5.m_msg_count          346                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization  2397.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization     0.009485                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count          739                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes        38360                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes        32448                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy         2028                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.msg_count.Request_Control::2          224                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Request_Control::2         1792                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Data::1          507                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Data::1        36504                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers30.throttle01.acc_link_utilization  1509.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization     0.005972                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count         1099                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes        24152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes        15360                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time       160500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy          985                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time   146.041856                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.msg_count.Control::0          511                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Control::0         4088                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Data::1          240                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Data::1        17280                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::1            2                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::2          346                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::2         2768                       (Unspecified)
system.ruby.network.routers31.percent_links_utilized     0.005975                       (Unspecified)
system.ruby.network.routers31.msg_count.Control::0          429                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Control::0         3432                       (Unspecified)
system.ruby.network.routers31.msg_count.Request_Control::2          135                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Request_Control::2         1080                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Data::1          577                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Data::1        41544                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Control::1           19                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Control::2          265                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Control::1          152                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Control::2         2120                       (Unspecified)
system.ruby.network.routers31.port_buffers1.m_msg_count          437                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers2.m_msg_count          135                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers3.m_msg_count          429                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers3.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers3.m_stall_time        39500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers3.m_avg_stall_time    92.074592                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.port_buffers4.m_msg_count          159                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers4.m_stall_time        48000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers4.m_avg_stall_time   301.886792                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.port_buffers5.m_msg_count          265                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers5.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization         1986                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization     0.007857                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count          572                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes        31776                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes        27200                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy         1700                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.msg_count.Request_Control::2          135                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Request_Control::2         1080                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_count.Response_Data::1          425                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Response_Data::1        30600                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers31.throttle01.acc_link_utilization  1034.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization     0.004093                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count          853                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes        16552                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes         9728                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time        87500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy          626                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time   102.579132                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.msg_count.Control::0          429                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Control::0         3432                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Data::1          152                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Data::1        10944                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Control::1            7                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Control::2          265                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Control::1           56                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Control::2         2120                       (Unspecified)
system.ruby.network.routers32.percent_links_utilized     0.198048                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0        21084                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0       168672                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2         5223                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2        41784                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1        17982                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1      1294704                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1          101                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2        11995                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1          808                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2        95960                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count        14306                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.000566                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count         8897                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.000352                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count        11995                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.000475                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count         6778                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.000339                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time       893500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time   131.823547                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count         9186                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.000734                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time      4682500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time   509.743087                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count         5223                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.000207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers5.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers5.m_avg_stall_time     1.531687                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization        53187                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     0.210418                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count        35198                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes       850992                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes       569408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy        35777                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0        14306                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0       114448                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1         8897                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1       640584                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2        11995                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2        95960                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization 46933.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     0.185678                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count        21187                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes       750936                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes       581440                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time      5584000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy        37001                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time   263.557842                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0         6778                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0        54224                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2         5223                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2        41784                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1         9085                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1       654120                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1          101                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1          808                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     0.067020                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0         6778                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0        54224                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1         6776                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1       487872                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count         6778                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count         6776                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization         3389                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     0.013408                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count         6778                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes        54224                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0         6778                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0        54224                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization        30492                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     0.120632                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count         6776                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes       487872                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes       433664                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy        27104                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1         6776                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1       487872                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.014337                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0        21084                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0       168672                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2         5231                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2        41848                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1        23100                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1      1663200                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1          217                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2        11995                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1         1736                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2        95960                       (Unspecified)
system.ruby.network.routers34.port_buffers49.m_msg_count         6666                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.000264                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     0.525053                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count         1831                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_msg_count          417                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time        18000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time    43.165468                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count          214                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_msg_count          544                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time        20500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time    37.683824                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count          255                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time        11000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time    20.754717                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count          232                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_msg_count          562                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time    14.234875                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_msg_count          552                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers64.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_stall_time        31000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers64.m_avg_stall_time    56.159420                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers65.m_msg_count          256                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers65.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers67.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_stall_time        11000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers67.m_avg_stall_time    20.754717                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers68.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers68.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_msg_count          482                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers70.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers70.m_avg_stall_time    13.485477                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers71.m_msg_count          182                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers71.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_msg_count          620                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers73.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_stall_time        10000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers73.m_avg_stall_time    16.129032                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers74.m_msg_count          320                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers74.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers76.m_msg_count          651                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers76.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers76.m_stall_time        16500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers76.m_avg_stall_time    25.345622                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers77.m_msg_count          364                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers77.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_msg_count          518                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers79.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_stall_time        10000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers79.m_avg_stall_time    19.305019                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers80.m_msg_count          227                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers80.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers82.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers82.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers82.m_stall_time         5500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers82.m_avg_stall_time    10.377358                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers83.m_msg_count          231                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers83.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_msg_count          423                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers85.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_stall_time         8500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers85.m_avg_stall_time    20.094563                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers86.m_msg_count          130                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers86.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_msg_count          443                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers88.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_stall_time       215000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers88.m_avg_stall_time   485.327314                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers89.m_msg_count          134                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers89.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers91.m_msg_count          515                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers91.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers91.m_stall_time        18500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers91.m_avg_stall_time    35.922330                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers92.m_msg_count          224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers92.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers94.m_msg_count          437                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers94.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers94.m_stall_time        24500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers94.m_avg_stall_time    56.064073                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers95.m_msg_count          135                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers95.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_msg_count        14306                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.000845                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time      3529000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time   246.679715                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count         8897                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.000368                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time       201000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time    22.591885                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count        11995                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.000475                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time         7500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     0.625261                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count         6778                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.000268                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization 30580.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     0.120982                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count         8497                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes       489288                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes       421312                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time         3500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy        26347                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     0.411910                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2         1831                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2        14648                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1         6583                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1       473976                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1           83                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1          664                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization  1951.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     0.007721                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count          631                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes        31224                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes        26176                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time        18000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy         1640                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time    28.526149                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2          214                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2         1712                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1          409                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1        29448                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization  2535.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     0.010031                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count          799                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes        40568                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes        34176                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time        20500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy         2137                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time    25.657071                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2          255                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2         2040                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1          534                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1        38448                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization         2461                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     0.009736                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count          762                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes        39376                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes        33280                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time        11000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy         2084                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time    14.435696                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2          232                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2         1856                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1          520                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1        37440                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization  2628.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     0.010399                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count          825                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes        42056                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes        35456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time         8000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy         2218                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time     9.696970                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2          263                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2         2104                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1          554                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1        39888                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization         2572                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization     0.010175                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count          808                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes        41152                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes        34688                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time        31000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy         2175                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time    38.366337                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2          256                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2         2048                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1          542                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1        39024                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle22.acc_link_utilization  2469.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization     0.009770                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count          763                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes        39512                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes        33408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time        11000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy         2090                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time    14.416776                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2          233                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2         1864                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1          522                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1        37584                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle23.acc_link_utilization         2228                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization     0.008814                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count          664                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes        35648                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes        30336                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time         6500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy         1897                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time     9.789157                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2          182                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2         1456                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1          474                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1        34128                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle24.acc_link_utilization         2918                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization     0.011544                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count          940                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes        46688                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes        39168                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time        10000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy         2450                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time    10.638298                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2          320                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2         2560                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1          612                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1        44064                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle25.acc_link_utilization  3071.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization     0.012151                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count         1015                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes        49144                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes        41024                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time        16500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy         2567                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time    16.256158                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.msg_count.Request_Control::2          364                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Request_Control::2         2912                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Data::1          641                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Data::1        46152                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle26.acc_link_utilization  2412.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization     0.009544                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count          745                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes        38600                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes        32640                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time        10000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy         2042                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time    13.422819                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.msg_count.Request_Control::2          227                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Request_Control::2         1816                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Data::1          510                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Data::1        36720                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle27.acc_link_utilization  2468.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization     0.009766                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count          761                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes        39496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes        33408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time         5500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy         2090                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time     7.227332                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.msg_count.Request_Control::2          231                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Request_Control::2         1848                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Data::1          522                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Data::1        37584                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle28.acc_link_utilization  1928.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization     0.007630                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count          553                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes        30856                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes        26432                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time         8500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy         1653                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time    15.370705                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.msg_count.Request_Control::2          130                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Request_Control::2         1040                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Data::1          413                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Data::1        29736                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle29.acc_link_utilization  2028.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization     0.008025                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count          577                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes        32456                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes        27840                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time       215000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy         1758                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time   372.616984                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.msg_count.Request_Control::2          134                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Request_Control::2         1072                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Data::1          435                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Data::1        31320                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle30.acc_link_utilization  2397.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization     0.009485                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count          739                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes        38360                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes        32448                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time        18500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy         2031                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time    25.033829                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.msg_count.Request_Control::2          224                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Request_Control::2         1792                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Data::1          507                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Data::1        36504                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle31.acc_link_utilization         1986                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization     0.007857                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count          572                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes        31776                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes        27200                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time        24500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy         1707                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time    42.832168                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.msg_count.Request_Control::2          135                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Request_Control::2         1080                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_count.Response_Data::1          425                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Response_Data::1        30600                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers34.throttle32.acc_link_utilization        53187                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     0.210418                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count        35198                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes       850992                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes       569408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time      3737500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy        36980                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time   106.185011                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0        14306                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0       114448                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1         8897                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1       640584                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2        11995                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2        95960                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization         3389                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     0.013408                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count         6778                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes        54224                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0         6778                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0        54224                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  12638423196                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
