
**** 12/25/21 18:19:11 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-SCH1_page"  [ d:\cadence_spb_17_2_orcad\pspice_project\general_design1\general_design1-pspicefiles\schematic


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "SCH1_page.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of D:\Cadence_SPB_17_2_OrCAD\Cadence\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 30m  0 0.001m 
.OPTIONS ADVCONV
.OPTIONS DIGINITSTATE= 0
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source GENERAL_DESIGN1
C_C2         N06943 N02107  10n  TC=0,0 
R_R11         N02107 VCC  8k TC=0,0 
R_R2         N02015 N02005  8k TC=0,0 
R_R12         0 N02107  10k TC=0,0 
R_R1         N02005 N02107  10k TC=0,0 
V_V1         VCC 0 5Vdc
C_C3         0 N02107  10u  TC=0,0 
R_R14         N06943 N02015  975 TC=0,0 
X_U3B         $D_HI N09369 N27738 $D_HI OUT2 N09369 $G_DPWR $G_DGND 74LS74A
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
R_R6         0 OUT2  600 TC=0,0 
X_U2A         $D_HI N09355 OUT1 $D_HI N27738 N09355 $G_DPWR $G_DGND 74LS74A
+  PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4A         N02005 N06943 VCC 0 N02015 LM324
R_R15         N02015 OUT1  250 TC=0,0 
R_R16         0 N11015  600 TC=0,0 
X_U4B         VCC_2 N11813 VCC 0 N11785 LM324
C_C4         N11813 N11785  10n  TC=0,0 
R_R18         N11813 N11785  4k TC=0,0 
R_R17         N12428 N11813  10k TC=0,0 
C_C5         0 VCC_2  10u  TC=0,0 
R_R19         VCC_2 VCC  10k TC=0,0 
R_R20         0 VCC_2  10k TC=0,0 
C_C6         OUT2 N12428  10u  TC=0,0 
R_R21         0 OUT3  600 TC=0,0 
C_C7         N11785 OUT3  10u  TC=0,0 
C_C8         OUT1 N11015  10u  TC=0,0 

**** RESUMING SCH1_page.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node OUT2
*
* Moving X_U3B.UFF1:Q1 from analog node OUT2 to new digital node OUT2$DtoA
X$OUT2_DtoA1
+ OUT2$DtoA
+ OUT2
+ $G_DPWR
+ $G_DGND
+ DtoA_LS
+       PARAMS: DRVH= 108    DRVL= 157    CAPACITANCE=   0     
*
* Analog/Digital interface for node OUT1
*
* Moving X_U2A.UFF1:CLK from analog node OUT1 to new digital node OUT1$AtoD
X$OUT1_AtoD1
+ OUT1
+ OUT1$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoD_LS
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR


**** 12/25/21 18:19:11 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-SCH1_page"  [ d:\cadence_spb_17_2_orcad\pspice_project\general_design1\general_design1-pspicefiles\schematic


 ****     Diode MODEL PARAMETERS


******************************************************************************




               X_U4A.dx        X_U4A.dy        X_U4B.dx        X_U4B.dy        
          IS  800.000000E-18  800.000000E-18  800.000000E-18  800.000000E-18 
          RS    1               1.000000E-03    1               1.000000E-03 
         CJO                   10.000000E-12                   10.000000E-12 


**** 12/25/21 18:19:11 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-SCH1_page"  [ d:\cadence_spb_17_2_orcad\pspice_project\general_design1\general_design1-pspicefiles\schematic


 ****     BJT MODEL PARAMETERS


******************************************************************************




               X_U4A.qx        X_U4B.qx        
               PNP             PNP             
       LEVEL    1               1            
          IS  800.000000E-18  800.000000E-18 
          BF  166.7           166.7          
          NF    1               1            
          BR    1               1            
          NR    1               1            
         ISS    0               0            
          RE    0               0            
          RC    0               0            
         CJE    0               0            
         VJE     .75             .75         
         CJC    0               0            
         VJC     .75             .75         
         MJC     .33             .33         
        XCJC    1               1            
         CJS    0               0            
         VJS     .75             .75         
          KF    0               0            
          AF    1               1            
          CN    2.2             2.2          
           D     .52             .52         


**** 12/25/21 18:19:11 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-SCH1_page"  [ d:\cadence_spb_17_2_orcad\pspice_project\general_design1\general_design1-pspicefiles\schematic


 ****     Current Controlled Switch MODEL PARAMETERS


******************************************************************************




               X_U4A.sw2       X_U4A.sw1       X_U4A.sw3       X_U4A.sw4       
         RON    1               1               1               1            
        ROFF   10.000000E+06   10.000000E+06   10.000000E+06   10.000000E+06 
         ION    0              -1.000000E-06   -1.000000E-06    0            
        IOFF   -1.000000E-06    0               0              -1.000000E-06 


               X_U4B.sw2       X_U4B.sw1       X_U4B.sw3       X_U4B.sw4       
         RON    1               1               1               1            
        ROFF   10.000000E+06   10.000000E+06   10.000000E+06   10.000000E+06 
         ION    0              -1.000000E-06   -1.000000E-06    0            
        IOFF   -1.000000E-06    0               0              -1.000000E-06 


**** 12/25/21 18:19:11 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-SCH1_page"  [ d:\cadence_spb_17_2_orcad\pspice_project\general_design1\general_design1-pspicefiles\schematic


 ****     Digital Input MODEL PARAMETERS


******************************************************************************




               DIN74LS         
      S0NAME 0               
       S0TSW    5.000000E-09 
       S0RLO    1            
       S0RHI  100.000000E+03 
      S1NAME 1               
       S1TSW    4.500000E-09 
       S1RLO  100.000000E+03 
       S1RHI    1            
      S2NAME X               
       S2TSW    4.500000E-09 
       S2RLO   30.9          
       S2RHI  100            
      S3NAME R               
       S3TSW    4.500000E-09 
       S3RLO   30.9          
       S3RHI  100            
      S4NAME F               
       S4TSW    4.500000E-09 
       S4RLO   30.9          
       S4RHI  100            
      S5NAME Z               
       S5TSW    4.500000E-09 
       S5RLO  200.000000E+03 
       S5RHI  200.000000E+03 


**** 12/25/21 18:19:11 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-SCH1_page"  [ d:\cadence_spb_17_2_orcad\pspice_project\general_design1\general_design1-pspicefiles\schematic


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO74LS          
    TIMESTEP  100.000000E-12 
      S0NAME X               
       S0VHI    2            
       S0VLO     .8          
      S1NAME 0               
       S1VHI     .8          
       S1VLO   -1.5          
      S2NAME R               
       S2VHI    1.2          
       S2VLO     .8          
      S3NAME R               
       S3VHI    2            
       S3VLO    1.1          
      S4NAME X               
       S4VHI    2            
       S4VLO     .8          
      S5NAME 1               
       S5VHI    7            
       S5VLO    2            
      S6NAME F               
       S6VHI    2            
       S6VLO    1.1          
      S7NAME F               
       S7VHI    1.2          
       S7VLO     .8          


**** 12/25/21 18:19:11 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-SCH1_page"  [ d:\cadence_spb_17_2_orcad\pspice_project\general_design1\general_design1-pspicefiles\schematic


 ****     Digital Edge Triggered FF MODEL PARAMETERS


******************************************************************************




               D_LS74          
  TPCLKQLHMN    5.200000E-09 
  TPCLKQLHTY   13.000000E-09 
  TPCLKQLHMX   25.000000E-09 
  TPCLKQHLMN   10.000000E-09 
  TPCLKQHLTY   25.000000E-09 
  TPCLKQHLMX   40.000000E-09 
   TPPCQLHMN    5.200000E-09 
   TPPCQLHTY   13.000000E-09 
   TPPCQLHMX   25.000000E-09 
   TPPCQHLMN   10.000000E-09 
   TPPCQHLTY   25.000000E-09 
   TPPCQHLMX   40.000000E-09 
    TWCLKLMN    0            
    TWCLKLTY    0            
    TWCLKLMX    0            
    TWCLKHMN   25.000000E-09 
    TWCLKHTY   25.000000E-09 
    TWCLKHMX   25.000000E-09 
     TWPCLMN   25.000000E-09 
     TWPCLTY   25.000000E-09 
     TWPCLMX   25.000000E-09 
   TSUDCLKMN   20.000000E-09 
   TSUDCLKTY   20.000000E-09 
   TSUDCLKMX   20.000000E-09 
 TSUPCCLKHMN    0            
 TSUPCCLKHTY    0            
 TSUPCCLKHMX    0            
    THDCLKMN    5.000000E-09 
    THDCLKTY    5.000000E-09 
    THDCLKMX    5.000000E-09 
  TSUCECLKMN    0            
  TSUCECLKTY    0            
  TSUCECLKMX    0            
   THCECLKMN    0            
   THCECLKTY    0            
   THCECLKMX    0            


**** 12/25/21 18:19:11 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-SCH1_page"  [ d:\cadence_spb_17_2_orcad\pspice_project\general_design1\general_design1-pspicefiles\schematic


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_LS           
        DRVL  157            
        DRVH  108            
       AtoD1 AtoD_LS         
       AtoD2 AtoD_LS_NX      
       AtoD3 AtoD_LS         
       AtoD4 AtoD_LS_NX      
       DtoA1 DtoA_LS         
       DtoA2 DtoA_LS         
       DtoA3 DtoA_LS         
       DtoA4 DtoA_LS         
      TSWHL1    2.724000E-09 
      TSWHL2    2.724000E-09 
      TSWHL3    2.724000E-09 
      TSWHL4    2.724000E-09 
      TSWLH1    2.104000E-09 
      TSWLH2    2.104000E-09 
      TSWLH3    2.104000E-09 
      TSWLH4    2.104000E-09 
       TPWRT  100.000000E+03 


**** 12/25/21 18:19:11 ****** PSpice 17.2.0 (March 2016) ****** ID# 0 ********

 ** Profile: "SCHEMATIC1-SCH1_page"  [ d:\cadence_spb_17_2_orcad\pspice_project\general_design1\general_design1-pspicefiles\schematic


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  VCC)    5.0000  ( OUT1)    2.7775  ( OUT2)     .0942  ( OUT3)    0.0000      

(VCC_2)    2.5002  (N02005)    2.7778 (N02015)    2.7775 (N02107)    2.7778     

(N06943)    2.7775 (N11015)    0.0000 (N11785)    2.4999 (N11813)    2.5000     

(N12428)    2.5000 ($G_DGND)    0.0000                   ($G_DPWR)    5.0000    

(X_U4A.6)-52.31E-06                   (X_U4A.7)    2.7775                       

(X_U4A.8)    2.7775                   (X_U4A.9)    0.0000                       

(X_U4A.a)    5.0000                   (X_U4A.b) 120.2E-09                       

(X_U4B.6) 28.34E-09                   (X_U4B.7)    2.4998                       

(X_U4B.8)    2.4998                   (X_U4B.9)    0.0000                       

(X_U4B.a)    5.0000                   (X_U4B.b) 49.43E-09                       

(X_U4A.10)    3.3853                  (X_U4A.11)     .0398                      

(X_U4A.12)     .0395                  (X_U4A.13)    3.3714                      

(X_U4A.14)    3.3715                  (X_U4A.53)    3.5000                      

(X_U4A.54)     .8220                  (X_U4A.90)-85.86E-06                      

(X_U4A.91)   40.0000                  (X_U4A.92)  -40.0000                      

(X_U4A.99)    2.5000                  (X_U4B.10)    3.1078                      

(X_U4B.11)     .0398                  (X_U4B.12)     .0396                      

(X_U4B.13)    3.0939                  (X_U4B.14)    3.0940                      

(X_U4B.53)    3.5000                  (X_U4B.54)     .8220                      

(X_U4B.90)-44.96E-06                  (X_U4B.91)   40.0000                      

(X_U4B.92)  -40.0000                  (X_U4B.99)    2.5000                      

(X$OUT2_DtoA1.DGND_OL)     .0943      (X$OUT2_DtoA1.DPWR_OH)    3.4493      



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(OUT2$DtoA) : 0    (OUT1$AtoD) : 1    (   $D_HI) : 1     (  N27738) : 0         

(  N09355) : 1     (  N09369) : 1     




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V1        -1.660E-03
    X_U4A.vb    -5.231E-10
    X_U4A.vc     7.233E-13
    X_U4A.ve     1.844E-12
    X_U4A.vlim  -8.586E-08
    X_U4A.vlp   -4.000E-11
    X_U4A.vln   -4.000E-11
    X_U4B.vb     2.834E-13
    X_U4B.vc     1.001E-12
    X_U4B.ve     1.566E-12
    X_U4B.vlim  -4.496E-08
    X_U4B.vlp   -4.000E-11
    X_U4B.vln   -4.000E-11
    X$DIGIFPWR.VDPWR  -3.855E-05
    X$DIGIFPWR.VDGND  -1.620E-04

    TOTAL POWER DISSIPATION   8.49E-03  WATTS

Reducing minimum delta to make the circuit converge.
Reducing minimum delta to make the circuit converge.
Reducing minimum delta to make the circuit converge.
Reducing minimum delta to make the circuit converge.
Reducing minimum delta to make the circuit converge.

ERROR(ORPSIM-15138): Convergence problem in Transient Analysis at Time =  1.252E-03.
         Time step =  745.4E-21, minimum allowable step size =  1.000E-18

  These voltages failed to converge:

    V(X_U4B.6)                =    14.88mV  \    1.793mV
    V(X_U4B.7)                =     2.113V  \     2.100V
    V(X_U4B.90)               =  -307.38mV  \  -569.17mV
    V(X_U4B.a)                =   307.88uV  \   569.67uV
    V(X_U4B.b)                =   307.38uV  \   569.17uV
    V(X_U4B.8)                =     2.113V  \     2.100V

  These supply currents failed to converge:

    I(X_U4B.egnd)             =   307.29uA  \   569.20uA
    I(V_V1)                   =   -3.229mA  \   -1.840mA
    I(X_U4B.vb)               =   148.81nA  \    17.93nA
    I(X_U4B.vc)               =    1.571mA  \   181.92uA
    I(X_U4B.ve)               =   -1.571mA  \  -181.94uA
    I(X_U4B.vlim)             =  -307.38uA  \  -569.17uA
    I(X$DIGIFPWR.VDGND)       =     9.69mA  \   -1.671mA

  These devices failed to converge:
    X_U4A.dc  X_U4B.fb  



  Last node voltages tried were:

 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  VCC)    5.0000  ( OUT1)    1.2000  ( OUT2)    1.0348  ( OUT3)    -.3063      

(VCC_2)    2.5002  (N02005)    1.5451 (N02015)     .5626 (N02107)    2.7733     

(N06943)     .6971 (N11015)   -1.5291 (N11785)    2.1280 (N11813)    2.5000     

(N12428)    3.4294 ($G_DGND)    0.0000                   ($G_DPWR)    5.0000    

(X_U4A.6) 370.0E-06                   (X_U4A.7)     .4224                       

(X_U4A.8)     .4224                   (X_U4A.9)    0.0000                       

(X_U4A.a)     .0028                   (X_U4A.b)     .0028                       

(X_U4B.6)     .0149                   (X_U4B.7)    2.1126                       

(X_U4B.8)    2.1126                   (X_U4B.9)    0.0000                       

(X_U4B.a) 307.9E-06                   (X_U4B.b) 307.4E-06                       

(X_U4A.10)    1.3371                  (X_U4A.11)     .0800                      

(X_U4A.12) 56.54E-09                  (X_U4A.13)    1.3091                      

(X_U4A.14)    1.3371                  (X_U4A.53)    3.5000                      

(X_U4A.54)     .8220                  (X_U4A.90)   -2.8029                      

(X_U4A.91)   40.0000                  (X_U4A.92)  -40.0000                      

(X_U4A.99)    2.5000                  (X_U4B.10)    3.1078                      

(X_U4B.11)     .0398                  (X_U4B.12)     .0396                      

(X_U4B.13)    3.0939                  (X_U4B.14)    3.0940                      

(X_U4B.53)    3.5000                  (X_U4B.54)     .8220                      

(X_U4B.90)    -.3074                  (X_U4B.91)   40.0000                      

(X_U4B.92)  -40.0000                  (X_U4B.99)    2.5000                      

(X$OUT2_DtoA1.DGND_OL)     .5229      (X$OUT2_DtoA1.DPWR_OH)    2.8729      



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(OUT2$DtoA) : X    (OUT1$AtoD) : F    (   $D_HI) : 1     (  N27738) : X         

(  N09355) : X     (  N09369) : X     


**** Interrupt ****
