

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_188_18'
================================================================
* Date:           Wed Feb 26 23:19:26 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|       33|  30.000 ns|  0.330 us|    1|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_188_18  |        1|       31|         2|          1|          1|  1 ~ 31|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2392|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     163|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     163|   2464|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_7_2_8_1_1_U153  |sparsemux_7_2_8_1_1  |        0|   0|  0|   9|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|   9|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln188_1_fu_192_p2   |         +|   0|  0|   14|           7|           7|
    |add_ln188_fu_182_p2     |         +|   0|  0|   13|           5|           1|
    |sub_ln191_fu_176_p2     |         -|   0|  0|   18|           1|          11|
    |and_ln193_fu_295_p2     |       and|   0|  0|  128|         128|         128|
    |icmp_ln188_fu_198_p2    |      icmp|   0|  0|   13|           5|           5|
    |lshr_ln191_fu_263_p2    |      lshr|   0|  0|  423|           8|         128|
    |lshr_ln193_fu_269_p2    |      lshr|   0|  0|  423|         128|         128|
    |axie4_data_3_fu_301_p2  |        or|   0|  0|  128|         128|         128|
    |cond_i179_fu_282_p3     |    select|   0|  0|  128|           1|         128|
    |cond_i208150_fu_275_p3  |    select|   0|  0|  128|           1|         128|
    |shl_ln191_fu_244_p2     |       shl|   0|  0|  423|           8|         128|
    |shl_ln193_fu_250_p2     |       shl|   0|  0|  423|         128|         128|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |xor_ln193_fu_289_p2     |       xor|   0|  0|  128|         128|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 2392|         677|        1052|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add30759_fu_76                    |   9|          2|    7|         14|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add30759_load    |   9|          2|    7|         14|
    |ap_sig_allocacmp_k                |   9|          2|    5|         10|
    |axie4_data_fu_72                  |   9|          2|  128|        256|
    |k_8_fu_80                         |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|  154|        308|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add30759_fu_76                    |    7|   0|    7|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |axie4_data_fu_72                  |  128|   0|  128|          0|
    |icmp_ln188_reg_370                |    1|   0|    1|          0|
    |k_8_fu_80                         |    5|   0|    5|          0|
    |shl_ln6_reg_354                   |    7|   0|   10|          3|
    |sub_ln191_reg_365                 |    8|   0|   11|          3|
    |tmp_2_reg_359                     |    1|   0|    1|          0|
    |trunc_ln186_reg_349               |    2|   0|    2|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  163|   0|  169|          6|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_188_18|  return value|
|empty                    |   in|    5|     ap_none|                                     empty|        scalar|
|axie4_data_1             |   in|  128|     ap_none|                              axie4_data_1|        scalar|
|output_pixel_reload      |   in|    8|     ap_none|                       output_pixel_reload|        scalar|
|output_pixel_1_reload    |   in|    8|     ap_none|                     output_pixel_1_reload|        scalar|
|output_pixel_2_reload    |   in|    8|     ap_none|                     output_pixel_2_reload|        scalar|
|sub_ln188                |   in|    5|     ap_none|                                 sub_ln188|        scalar|
|axie4_data_3_out         |  out|  128|      ap_vld|                          axie4_data_3_out|       pointer|
|axie4_data_3_out_ap_vld  |  out|    1|      ap_vld|                          axie4_data_3_out|       pointer|
+-------------------------+-----+-----+------------+------------------------------------------+--------------+

