// Seed: 3407991455
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    input wor id_3,
    output tri1 id_4,
    input uwire id_5
    , id_7
);
  assign id_2 = id_3;
  assign module_1.id_9 = 0;
  id_8(
      id_7
  );
endmodule
module module_1 #(
    parameter id_1  = 32'd29,
    parameter id_10 = 32'd37,
    parameter id_13 = 32'd35,
    parameter id_16 = 32'd93,
    parameter id_18 = 32'd18,
    parameter id_5  = 32'd28,
    parameter id_7  = 32'd43
) (
    output wand id_0,
    output wand _id_1,
    output uwire id_2,
    output tri0 id_3[-1 'b0 : id_7],
    output tri id_4,
    input supply1 _id_5,
    input wand id_6[id_1 : id_10],
    input wand _id_7,
    output supply0 id_8,
    output logic id_9,
    inout tri0 _id_10[(  1  )  ==  -1 'b0 : 1 'b0 ?  id_13  -  -1 : 1],
    output wire id_11,
    output wor id_12,
    input wor _id_13
);
  wire [{  id_5  {  1  }  } : 1] id_15, _id_16;
  logic id_17 = id_10;
  wire  _id_18;
  always id_9 <= 1;
  logic id_19;
  wire  id_20;
  assign id_0 = id_16 ? 1 : id_18;
  wire [id_18 : -1] id_21, id_22, id_23, id_24;
  logic id_25 = id_22 - (-1 & id_25);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_6,
      id_8,
      id_6
  );
  parameter id_26#(
      .id_27(-1'b0),
      .id_28(id_27[id_16-1]),
      .id_29(id_26)
  ) = -1;
  logic id_30;
  if (~1) logic id_31;
  else assign id_10 = id_7;
  assign id_16 = id_16;
endmodule
