-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer5_out_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    layer5_out_empty_n : IN STD_LOGIC;
    layer5_out_read : OUT STD_LOGIC;
    layer6_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    layer6_out_full_n : IN STD_LOGIC;
    layer6_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101111";
    constant ap_const_lv32_1F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal icmp_ln124_fu_3169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_phi_mux_do_init_phi_fu_301_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal icmp_ln124_reg_3908 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_3908_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal outidx_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal outidx_1_ce0 : STD_LOGIC;
    signal outidx_1_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal w6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal w6_ce0 : STD_LOGIC;
    signal w6_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal layer5_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer6_out_blk_n : STD_LOGIC;
    signal do_init_reg_297 : STD_LOGIC_VECTOR (0 downto 0);
    signal ir41_reg_313 : STD_LOGIC_VECTOR (8 downto 0);
    signal in_index42_reg_775 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_28_phi_reg_789 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_27_phi_reg_801 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_26_phi_reg_813 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_25_phi_reg_825 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_24_phi_reg_837 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_23_phi_reg_849 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_22_phi_reg_861 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_21_phi_reg_873 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_20_phi_reg_885 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_19_phi_reg_897 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_18_phi_reg_909 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_17_phi_reg_921 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_16_phi_reg_933 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_15_phi_reg_945 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_14_phi_reg_957 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_13_phi_reg_969 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_12_phi_reg_981 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_11_phi_reg_993 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_10_phi_reg_1005 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_29_phi_reg_1017 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_9_phi_reg_1029 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_8_phi_reg_1041 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_7_phi_reg_1053 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_6_phi_reg_1065 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_5_phi_reg_1077 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_4_phi_reg_1089 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_3_phi_reg_1101 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_2_phi_reg_1113 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_1_phi_reg_1125 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_30_phi_reg_1137 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_31_phi_reg_1149 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_phi_reg_1161 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc40_reg_1173 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_138_reg_1187 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_236_reg_1201 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_334_reg_1215 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_432_reg_1229 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_530_reg_1243 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_628_reg_1257 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_726_reg_1271 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_824_reg_1285 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_922_reg_1299 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_1020_reg_1313 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_1118_reg_1327 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_1216_reg_1341 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_1314_reg_1355 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_1412_reg_1369 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_1510_reg_1383 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_47_reg_2293 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_46_reg_2347 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_45_reg_2401 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_44_reg_2455 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_43_reg_2509 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_42_reg_2563 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_41_reg_2617 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_40_reg_2671 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_39_reg_2725 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_38_reg_2779 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_37_reg_2833 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_36_reg_2887 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_35_reg_2941 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_34_reg_2995 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_33_reg_3049 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_reg_3103 : STD_LOGIC_VECTOR (14 downto 0);
    signal ir_fu_3163_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ir_reg_3903 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln124_reg_3908_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_index_reg_3912 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_fu_3521_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_reg_3917 : STD_LOGIC_VECTOR (15 downto 0);
    signal w_reg_3922 : STD_LOGIC_VECTOR (9 downto 0);
    signal in_index_fu_3615_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_index_reg_3927 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln133_fu_3696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_phi_mux_ir41_phi_fu_317_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_in_index42_phi_fu_779_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_data_28_phi_phi_fu_793_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_28_phi_reg_789 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_27_phi_phi_fu_805_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_27_phi_reg_801 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_26_phi_phi_fu_817_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_26_phi_reg_813 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_25_phi_phi_fu_829_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_25_phi_reg_825 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_24_phi_phi_fu_841_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_24_phi_reg_837 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_23_phi_phi_fu_853_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_23_phi_reg_849 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_22_phi_phi_fu_865_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_22_phi_reg_861 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_21_phi_phi_fu_877_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_21_phi_reg_873 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_20_phi_phi_fu_889_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_20_phi_reg_885 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_19_phi_phi_fu_901_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_19_phi_reg_897 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_18_phi_phi_fu_913_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_18_phi_reg_909 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_17_phi_phi_fu_925_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_17_phi_reg_921 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_16_phi_phi_fu_937_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_16_phi_reg_933 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_15_phi_phi_fu_949_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_15_phi_reg_945 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_14_phi_phi_fu_961_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_14_phi_reg_957 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_13_phi_phi_fu_973_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_13_phi_reg_969 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_12_phi_phi_fu_985_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_12_phi_reg_981 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_11_phi_phi_fu_997_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_11_phi_reg_993 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_10_phi_phi_fu_1009_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_10_phi_reg_1005 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_29_phi_phi_fu_1021_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_29_phi_reg_1017 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_9_phi_phi_fu_1033_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_9_phi_reg_1029 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_8_phi_phi_fu_1045_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_8_phi_reg_1041 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_7_phi_phi_fu_1057_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_7_phi_reg_1053 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_6_phi_phi_fu_1069_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_6_phi_reg_1065 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_5_phi_phi_fu_1081_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_5_phi_reg_1077 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_4_phi_phi_fu_1093_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_4_phi_reg_1089 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_3_phi_phi_fu_1105_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_3_phi_reg_1101 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_2_phi_phi_fu_1117_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_2_phi_reg_1113 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_1_phi_phi_fu_1129_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_1_phi_reg_1125 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_30_phi_phi_fu_1141_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_30_phi_reg_1137 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_data_31_phi_phi_fu_1153_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_31_phi_reg_1149 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_p_phi_phi_fu_1165_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_fu_3175_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_p_phi_reg_1161 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_acc40_phi_fu_1177_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_138_phi_fu_1191_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_236_phi_fu_1205_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_334_phi_fu_1219_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_432_phi_fu_1233_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_530_phi_fu_1247_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_628_phi_fu_1261_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_726_phi_fu_1275_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_824_phi_fu_1289_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_922_phi_fu_1303_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_1020_phi_fu_1317_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_1118_phi_fu_1331_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_1216_phi_fu_1345_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_1314_phi_fu_1359_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_1412_phi_fu_1373_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_1510_phi_fu_1387_p6 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_31_phi_fu_1400_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_31_reg_1397 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_30_phi_fu_1456_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_30_reg_1453 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_29_phi_fu_1512_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_29_reg_1509 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_28_phi_fu_1568_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_28_reg_1565 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_27_phi_fu_1624_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_27_reg_1621 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_26_phi_fu_1680_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_26_reg_1677 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_25_phi_fu_1736_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_25_reg_1733 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_24_phi_fu_1792_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_24_reg_1789 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_23_phi_fu_1848_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_23_reg_1845 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_22_phi_fu_1904_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_22_reg_1901 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_21_phi_fu_1960_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_21_reg_1957 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_20_phi_fu_2016_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_20_reg_2013 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_19_phi_fu_2072_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_19_reg_2069 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_18_phi_fu_2128_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_18_reg_2125 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_17_phi_fu_2184_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_17_reg_2181 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_acc_16_phi_fu_2240_p34 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_16_reg_2237 : STD_LOGIC_VECTOR (14 downto 0);
    signal acc_32_fu_3702_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_47_reg_2293 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_46_reg_2347 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_45_reg_2401 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_44_reg_2455 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_43_reg_2509 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_42_reg_2563 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_41_reg_2617 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_40_reg_2671 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_39_reg_2725 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_38_reg_2779 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_37_reg_2833 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_36_reg_2887 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_35_reg_2941 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_34_reg_2995 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_33_reg_3049 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_acc_reg_3103 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln124_fu_3157_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln124_1_fu_3591_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_index_1_fu_3595_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_12_fu_3607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln109_fu_3601_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln133_fu_3629_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_3645_p18 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln_fu_3635_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln133_fu_3682_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln133_1_fu_3686_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln133_fu_3690_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln77_2_fu_3736_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_3740_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln77_3_fu_3748_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_3752_p3 : STD_LOGIC_VECTOR (46 downto 0);
    signal sext_ln77_4_fu_3760_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_46_fu_3764_p3 : STD_LOGIC_VECTOR (62 downto 0);
    signal sext_ln77_5_fu_3772_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_47_fu_3776_p3 : STD_LOGIC_VECTOR (78 downto 0);
    signal sext_ln77_6_fu_3784_p1 : STD_LOGIC_VECTOR (79 downto 0);
    signal tmp_48_fu_3788_p3 : STD_LOGIC_VECTOR (94 downto 0);
    signal sext_ln77_7_fu_3796_p1 : STD_LOGIC_VECTOR (95 downto 0);
    signal tmp_49_fu_3800_p3 : STD_LOGIC_VECTOR (110 downto 0);
    signal sext_ln77_8_fu_3808_p1 : STD_LOGIC_VECTOR (111 downto 0);
    signal tmp_50_fu_3812_p3 : STD_LOGIC_VECTOR (126 downto 0);
    signal sext_ln77_9_fu_3820_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_51_fu_3824_p3 : STD_LOGIC_VECTOR (142 downto 0);
    signal sext_ln77_10_fu_3832_p1 : STD_LOGIC_VECTOR (143 downto 0);
    signal tmp_52_fu_3836_p3 : STD_LOGIC_VECTOR (158 downto 0);
    signal sext_ln77_11_fu_3844_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal tmp_53_fu_3848_p3 : STD_LOGIC_VECTOR (174 downto 0);
    signal sext_ln77_12_fu_3856_p1 : STD_LOGIC_VECTOR (175 downto 0);
    signal tmp_54_fu_3860_p3 : STD_LOGIC_VECTOR (190 downto 0);
    signal sext_ln77_1_fu_3732_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln77_fu_3728_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln77_13_fu_3868_p1 : STD_LOGIC_VECTOR (191 downto 0);
    signal sext_ln111_fu_3724_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_fu_3872_p6 : STD_LOGIC_VECTOR (254 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_108 : BOOLEAN;
    signal ap_condition_361 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_mux_32_5_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (15 downto 0);
        din17 : IN STD_LOGIC_VECTOR (15 downto 0);
        din18 : IN STD_LOGIC_VECTOR (15 downto 0);
        din19 : IN STD_LOGIC_VECTOR (15 downto 0);
        din20 : IN STD_LOGIC_VECTOR (15 downto 0);
        din21 : IN STD_LOGIC_VECTOR (15 downto 0);
        din22 : IN STD_LOGIC_VECTOR (15 downto 0);
        din23 : IN STD_LOGIC_VECTOR (15 downto 0);
        din24 : IN STD_LOGIC_VECTOR (15 downto 0);
        din25 : IN STD_LOGIC_VECTOR (15 downto 0);
        din26 : IN STD_LOGIC_VECTOR (15 downto 0);
        din27 : IN STD_LOGIC_VECTOR (15 downto 0);
        din28 : IN STD_LOGIC_VECTOR (15 downto 0);
        din29 : IN STD_LOGIC_VECTOR (15 downto 0);
        din30 : IN STD_LOGIC_VECTOR (15 downto 0);
        din31 : IN STD_LOGIC_VECTOR (15 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_mul_16s_10s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mux_16_4_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        din3 : IN STD_LOGIC_VECTOR (14 downto 0);
        din4 : IN STD_LOGIC_VECTOR (14 downto 0);
        din5 : IN STD_LOGIC_VECTOR (14 downto 0);
        din6 : IN STD_LOGIC_VECTOR (14 downto 0);
        din7 : IN STD_LOGIC_VECTOR (14 downto 0);
        din8 : IN STD_LOGIC_VECTOR (14 downto 0);
        din9 : IN STD_LOGIC_VECTOR (14 downto 0);
        din10 : IN STD_LOGIC_VECTOR (14 downto 0);
        din11 : IN STD_LOGIC_VECTOR (14 downto 0);
        din12 : IN STD_LOGIC_VECTOR (14 downto 0);
        din13 : IN STD_LOGIC_VECTOR (14 downto 0);
        din14 : IN STD_LOGIC_VECTOR (14 downto 0);
        din15 : IN STD_LOGIC_VECTOR (14 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_outidx_1_ROMdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_w6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    outidx_1_U : component myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_outidx_1_ROMdEe
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outidx_1_address0,
        ce0 => outidx_1_ce0,
        q0 => outidx_1_q0);

    w6_U : component myproject_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_w6_ROM_AUTO_1R
    generic map (
        DataWidth => 10,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w6_address0,
        ce0 => w6_ce0,
        q0 => w6_q0);

    mux_32_5_16_1_1_U22 : component myproject_mux_32_5_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 16,
        din26_WIDTH => 16,
        din27_WIDTH => 16,
        din28_WIDTH => 16,
        din29_WIDTH => 16,
        din30_WIDTH => 16,
        din31_WIDTH => 16,
        din32_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din0 => ap_phi_mux_p_phi_phi_fu_1165_p4,
        din1 => ap_phi_mux_data_1_phi_phi_fu_1129_p4,
        din2 => ap_phi_mux_data_2_phi_phi_fu_1117_p4,
        din3 => ap_phi_mux_data_3_phi_phi_fu_1105_p4,
        din4 => ap_phi_mux_data_4_phi_phi_fu_1093_p4,
        din5 => ap_phi_mux_data_5_phi_phi_fu_1081_p4,
        din6 => ap_phi_mux_data_6_phi_phi_fu_1069_p4,
        din7 => ap_phi_mux_data_7_phi_phi_fu_1057_p4,
        din8 => ap_phi_mux_data_8_phi_phi_fu_1045_p4,
        din9 => ap_phi_mux_data_9_phi_phi_fu_1033_p4,
        din10 => ap_phi_mux_data_29_phi_phi_fu_1021_p4,
        din11 => ap_phi_mux_data_10_phi_phi_fu_1009_p4,
        din12 => ap_phi_mux_data_11_phi_phi_fu_997_p4,
        din13 => ap_phi_mux_data_12_phi_phi_fu_985_p4,
        din14 => ap_phi_mux_data_13_phi_phi_fu_973_p4,
        din15 => ap_phi_mux_data_14_phi_phi_fu_961_p4,
        din16 => ap_phi_mux_data_15_phi_phi_fu_949_p4,
        din17 => ap_phi_mux_data_16_phi_phi_fu_937_p4,
        din18 => ap_phi_mux_data_17_phi_phi_fu_925_p4,
        din19 => ap_phi_mux_data_18_phi_phi_fu_913_p4,
        din20 => ap_phi_mux_data_19_phi_phi_fu_901_p4,
        din21 => ap_phi_mux_data_20_phi_phi_fu_889_p4,
        din22 => ap_phi_mux_data_21_phi_phi_fu_877_p4,
        din23 => ap_phi_mux_data_22_phi_phi_fu_865_p4,
        din24 => ap_phi_mux_data_23_phi_phi_fu_853_p4,
        din25 => ap_phi_mux_data_24_phi_phi_fu_841_p4,
        din26 => ap_phi_mux_data_25_phi_phi_fu_829_p4,
        din27 => ap_phi_mux_data_26_phi_phi_fu_817_p4,
        din28 => ap_phi_mux_data_27_phi_phi_fu_805_p4,
        din29 => ap_phi_mux_data_28_phi_phi_fu_793_p4,
        din30 => ap_phi_mux_data_31_phi_phi_fu_1153_p4,
        din31 => ap_phi_mux_data_30_phi_phi_fu_1141_p4,
        din32 => ap_phi_mux_in_index42_phi_fu_779_p6,
        dout => a_fu_3521_p34);

    mul_16s_10s_24_1_1_U23 : component myproject_mul_16s_10s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 24)
    port map (
        din0 => a_reg_3917,
        din1 => w_reg_3922,
        dout => mul_ln133_fu_3629_p2);

    mux_16_4_15_1_1_U24 : component myproject_mux_16_4_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 15,
        din2_WIDTH => 15,
        din3_WIDTH => 15,
        din4_WIDTH => 15,
        din5_WIDTH => 15,
        din6_WIDTH => 15,
        din7_WIDTH => 15,
        din8_WIDTH => 15,
        din9_WIDTH => 15,
        din10_WIDTH => 15,
        din11_WIDTH => 15,
        din12_WIDTH => 15,
        din13_WIDTH => 15,
        din14_WIDTH => 15,
        din15_WIDTH => 15,
        din16_WIDTH => 4,
        dout_WIDTH => 15)
    port map (
        din0 => ap_phi_mux_acc40_phi_fu_1177_p6,
        din1 => ap_phi_mux_acc_138_phi_fu_1191_p6,
        din2 => ap_phi_mux_acc_236_phi_fu_1205_p6,
        din3 => ap_phi_mux_acc_334_phi_fu_1219_p6,
        din4 => ap_phi_mux_acc_432_phi_fu_1233_p6,
        din5 => ap_phi_mux_acc_530_phi_fu_1247_p6,
        din6 => ap_phi_mux_acc_628_phi_fu_1261_p6,
        din7 => ap_phi_mux_acc_726_phi_fu_1275_p6,
        din8 => ap_phi_mux_acc_824_phi_fu_1289_p6,
        din9 => ap_phi_mux_acc_922_phi_fu_1303_p6,
        din10 => ap_phi_mux_acc_1020_phi_fu_1317_p6,
        din11 => ap_phi_mux_acc_1118_phi_fu_1331_p6,
        din12 => ap_phi_mux_acc_1216_phi_fu_1345_p6,
        din13 => ap_phi_mux_acc_1314_phi_fu_1359_p6,
        din14 => ap_phi_mux_acc_1412_phi_fu_1373_p6,
        din15 => ap_phi_mux_acc_1510_phi_fu_1387_p6,
        din16 => out_index_reg_3912,
        dout => tmp_s_fu_3645_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= real_start;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    acc40_reg_1173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc40_reg_1173 <= acc_reg_3103;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc40_reg_1173 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_1020_reg_1313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_1020_reg_1313 <= acc_42_reg_2563;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1020_reg_1313 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_1118_reg_1327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_1118_reg_1327 <= acc_43_reg_2509;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1118_reg_1327 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_1216_reg_1341_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_1216_reg_1341 <= acc_44_reg_2455;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1216_reg_1341 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_1314_reg_1355_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_1314_reg_1355 <= acc_45_reg_2401;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1314_reg_1355 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_138_reg_1187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_138_reg_1187 <= acc_33_reg_3049;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_138_reg_1187 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_1412_reg_1369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_1412_reg_1369 <= acc_46_reg_2347;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1412_reg_1369 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_1510_reg_1383_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_1510_reg_1383 <= acc_47_reg_2293;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_1510_reg_1383 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_236_reg_1201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_236_reg_1201 <= acc_34_reg_2995;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_236_reg_1201 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_334_reg_1215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_334_reg_1215 <= acc_35_reg_2941;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_334_reg_1215 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_33_reg_3049_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1))) then 
                acc_33_reg_3049 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_33_reg_3049 <= ap_phi_mux_acc_17_phi_fu_2184_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_33_reg_3049 <= ap_phi_reg_pp0_iter2_acc_33_reg_3049;
            end if; 
        end if;
    end process;

    acc_34_reg_2995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2))) then 
                acc_34_reg_2995 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_34_reg_2995 <= ap_phi_mux_acc_18_phi_fu_2128_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_34_reg_2995 <= ap_phi_reg_pp0_iter2_acc_34_reg_2995;
            end if; 
        end if;
    end process;

    acc_35_reg_2941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3))) then 
                acc_35_reg_2941 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_35_reg_2941 <= ap_phi_mux_acc_19_phi_fu_2072_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_35_reg_2941 <= ap_phi_reg_pp0_iter2_acc_35_reg_2941;
            end if; 
        end if;
    end process;

    acc_36_reg_2887_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4))) then 
                acc_36_reg_2887 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_36_reg_2887 <= ap_phi_mux_acc_20_phi_fu_2016_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_36_reg_2887 <= ap_phi_reg_pp0_iter2_acc_36_reg_2887;
            end if; 
        end if;
    end process;

    acc_37_reg_2833_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5))) then 
                acc_37_reg_2833 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_37_reg_2833 <= ap_phi_mux_acc_21_phi_fu_1960_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_37_reg_2833 <= ap_phi_reg_pp0_iter2_acc_37_reg_2833;
            end if; 
        end if;
    end process;

    acc_38_reg_2779_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6))) then 
                acc_38_reg_2779 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_38_reg_2779 <= ap_phi_mux_acc_22_phi_fu_1904_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_38_reg_2779 <= ap_phi_reg_pp0_iter2_acc_38_reg_2779;
            end if; 
        end if;
    end process;

    acc_39_reg_2725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7))) then 
                acc_39_reg_2725 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_39_reg_2725 <= ap_phi_mux_acc_23_phi_fu_1848_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_39_reg_2725 <= ap_phi_reg_pp0_iter2_acc_39_reg_2725;
            end if; 
        end if;
    end process;

    acc_40_reg_2671_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8))) then 
                acc_40_reg_2671 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_40_reg_2671 <= ap_phi_mux_acc_24_phi_fu_1792_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_40_reg_2671 <= ap_phi_reg_pp0_iter2_acc_40_reg_2671;
            end if; 
        end if;
    end process;

    acc_41_reg_2617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9))) then 
                acc_41_reg_2617 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_41_reg_2617 <= ap_phi_mux_acc_25_phi_fu_1736_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_41_reg_2617 <= ap_phi_reg_pp0_iter2_acc_41_reg_2617;
            end if; 
        end if;
    end process;

    acc_42_reg_2563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A))) then 
                acc_42_reg_2563 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_42_reg_2563 <= ap_phi_mux_acc_26_phi_fu_1680_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_42_reg_2563 <= ap_phi_reg_pp0_iter2_acc_42_reg_2563;
            end if; 
        end if;
    end process;

    acc_432_reg_1229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_432_reg_1229 <= acc_36_reg_2887;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_432_reg_1229 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_43_reg_2509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B))) then 
                acc_43_reg_2509 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_43_reg_2509 <= ap_phi_mux_acc_27_phi_fu_1624_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_43_reg_2509 <= ap_phi_reg_pp0_iter2_acc_43_reg_2509;
            end if; 
        end if;
    end process;

    acc_44_reg_2455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C))) then 
                acc_44_reg_2455 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_44_reg_2455 <= ap_phi_mux_acc_28_phi_fu_1568_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_44_reg_2455 <= ap_phi_reg_pp0_iter2_acc_44_reg_2455;
            end if; 
        end if;
    end process;

    acc_45_reg_2401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D))) then 
                acc_45_reg_2401 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_45_reg_2401 <= ap_phi_mux_acc_29_phi_fu_1512_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_45_reg_2401 <= ap_phi_reg_pp0_iter2_acc_45_reg_2401;
            end if; 
        end if;
    end process;

    acc_46_reg_2347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E))) then 
                acc_46_reg_2347 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_46_reg_2347 <= ap_phi_mux_acc_30_phi_fu_1456_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_46_reg_2347 <= ap_phi_reg_pp0_iter2_acc_46_reg_2347;
            end if; 
        end if;
    end process;

    acc_47_reg_2293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)))) then 
                acc_47_reg_2293 <= ap_phi_mux_acc_31_phi_fu_1400_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F))) then 
                acc_47_reg_2293 <= acc_32_fu_3702_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_47_reg_2293 <= ap_phi_reg_pp0_iter2_acc_47_reg_2293;
            end if; 
        end if;
    end process;

    acc_530_reg_1243_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_530_reg_1243 <= acc_37_reg_2833;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_530_reg_1243 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_628_reg_1257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_628_reg_1257 <= acc_38_reg_2779;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_628_reg_1257 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_726_reg_1271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_726_reg_1271 <= acc_39_reg_2725;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_726_reg_1271 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_824_reg_1285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_824_reg_1285 <= acc_40_reg_2671;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_824_reg_1285 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_922_reg_1299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_922_reg_1299 <= acc_41_reg_2617;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_922_reg_1299 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    acc_reg_3103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_0))) then 
                acc_reg_3103 <= acc_32_fu_3702_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) 
    and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
                acc_reg_3103 <= ap_phi_mux_acc_16_phi_fu_2240_p34;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                acc_reg_3103 <= ap_phi_reg_pp0_iter2_acc_reg_3103;
            end if; 
        end if;
    end process;

    data_10_phi_reg_1005_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_10_phi_reg_1005 <= data_10_phi_reg_1005;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_10_phi_reg_1005 <= layer5_out_dout(191 downto 176);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_10_phi_reg_1005 <= ap_phi_reg_pp0_iter1_data_10_phi_reg_1005;
                end if;
            end if; 
        end if;
    end process;

    data_11_phi_reg_993_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_11_phi_reg_993 <= data_11_phi_reg_993;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_11_phi_reg_993 <= layer5_out_dout(207 downto 192);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_11_phi_reg_993 <= ap_phi_reg_pp0_iter1_data_11_phi_reg_993;
                end if;
            end if; 
        end if;
    end process;

    data_12_phi_reg_981_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_12_phi_reg_981 <= data_12_phi_reg_981;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_12_phi_reg_981 <= layer5_out_dout(223 downto 208);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_12_phi_reg_981 <= ap_phi_reg_pp0_iter1_data_12_phi_reg_981;
                end if;
            end if; 
        end if;
    end process;

    data_13_phi_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_13_phi_reg_969 <= data_13_phi_reg_969;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_13_phi_reg_969 <= layer5_out_dout(239 downto 224);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_13_phi_reg_969 <= ap_phi_reg_pp0_iter1_data_13_phi_reg_969;
                end if;
            end if; 
        end if;
    end process;

    data_14_phi_reg_957_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_14_phi_reg_957 <= data_14_phi_reg_957;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_14_phi_reg_957 <= layer5_out_dout(255 downto 240);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_14_phi_reg_957 <= ap_phi_reg_pp0_iter1_data_14_phi_reg_957;
                end if;
            end if; 
        end if;
    end process;

    data_15_phi_reg_945_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_15_phi_reg_945 <= data_15_phi_reg_945;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_15_phi_reg_945 <= layer5_out_dout(271 downto 256);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_15_phi_reg_945 <= ap_phi_reg_pp0_iter1_data_15_phi_reg_945;
                end if;
            end if; 
        end if;
    end process;

    data_16_phi_reg_933_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_16_phi_reg_933 <= data_16_phi_reg_933;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_16_phi_reg_933 <= layer5_out_dout(287 downto 272);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_16_phi_reg_933 <= ap_phi_reg_pp0_iter1_data_16_phi_reg_933;
                end if;
            end if; 
        end if;
    end process;

    data_17_phi_reg_921_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_17_phi_reg_921 <= data_17_phi_reg_921;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_17_phi_reg_921 <= layer5_out_dout(303 downto 288);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_17_phi_reg_921 <= ap_phi_reg_pp0_iter1_data_17_phi_reg_921;
                end if;
            end if; 
        end if;
    end process;

    data_18_phi_reg_909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_18_phi_reg_909 <= data_18_phi_reg_909;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_18_phi_reg_909 <= layer5_out_dout(319 downto 304);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_18_phi_reg_909 <= ap_phi_reg_pp0_iter1_data_18_phi_reg_909;
                end if;
            end if; 
        end if;
    end process;

    data_19_phi_reg_897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_19_phi_reg_897 <= data_19_phi_reg_897;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_19_phi_reg_897 <= layer5_out_dout(335 downto 320);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_19_phi_reg_897 <= ap_phi_reg_pp0_iter1_data_19_phi_reg_897;
                end if;
            end if; 
        end if;
    end process;

    data_1_phi_reg_1125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_1_phi_reg_1125 <= data_1_phi_reg_1125;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_1_phi_reg_1125 <= layer5_out_dout(31 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_1_phi_reg_1125 <= ap_phi_reg_pp0_iter1_data_1_phi_reg_1125;
                end if;
            end if; 
        end if;
    end process;

    data_20_phi_reg_885_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_20_phi_reg_885 <= data_20_phi_reg_885;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_20_phi_reg_885 <= layer5_out_dout(351 downto 336);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_20_phi_reg_885 <= ap_phi_reg_pp0_iter1_data_20_phi_reg_885;
                end if;
            end if; 
        end if;
    end process;

    data_21_phi_reg_873_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_21_phi_reg_873 <= data_21_phi_reg_873;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_21_phi_reg_873 <= layer5_out_dout(367 downto 352);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_21_phi_reg_873 <= ap_phi_reg_pp0_iter1_data_21_phi_reg_873;
                end if;
            end if; 
        end if;
    end process;

    data_22_phi_reg_861_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_22_phi_reg_861 <= data_22_phi_reg_861;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_22_phi_reg_861 <= layer5_out_dout(383 downto 368);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_22_phi_reg_861 <= ap_phi_reg_pp0_iter1_data_22_phi_reg_861;
                end if;
            end if; 
        end if;
    end process;

    data_23_phi_reg_849_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_23_phi_reg_849 <= data_23_phi_reg_849;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_23_phi_reg_849 <= layer5_out_dout(399 downto 384);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_23_phi_reg_849 <= ap_phi_reg_pp0_iter1_data_23_phi_reg_849;
                end if;
            end if; 
        end if;
    end process;

    data_24_phi_reg_837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_24_phi_reg_837 <= data_24_phi_reg_837;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_24_phi_reg_837 <= layer5_out_dout(415 downto 400);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_24_phi_reg_837 <= ap_phi_reg_pp0_iter1_data_24_phi_reg_837;
                end if;
            end if; 
        end if;
    end process;

    data_25_phi_reg_825_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_25_phi_reg_825 <= data_25_phi_reg_825;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_25_phi_reg_825 <= layer5_out_dout(431 downto 416);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_25_phi_reg_825 <= ap_phi_reg_pp0_iter1_data_25_phi_reg_825;
                end if;
            end if; 
        end if;
    end process;

    data_26_phi_reg_813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_26_phi_reg_813 <= data_26_phi_reg_813;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_26_phi_reg_813 <= layer5_out_dout(447 downto 432);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_26_phi_reg_813 <= ap_phi_reg_pp0_iter1_data_26_phi_reg_813;
                end if;
            end if; 
        end if;
    end process;

    data_27_phi_reg_801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_27_phi_reg_801 <= data_27_phi_reg_801;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_27_phi_reg_801 <= layer5_out_dout(463 downto 448);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_27_phi_reg_801 <= ap_phi_reg_pp0_iter1_data_27_phi_reg_801;
                end if;
            end if; 
        end if;
    end process;

    data_28_phi_reg_789_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_28_phi_reg_789 <= data_28_phi_reg_789;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_28_phi_reg_789 <= layer5_out_dout(479 downto 464);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_28_phi_reg_789 <= ap_phi_reg_pp0_iter1_data_28_phi_reg_789;
                end if;
            end if; 
        end if;
    end process;

    data_29_phi_reg_1017_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_29_phi_reg_1017 <= data_29_phi_reg_1017;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_29_phi_reg_1017 <= layer5_out_dout(175 downto 160);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_29_phi_reg_1017 <= ap_phi_reg_pp0_iter1_data_29_phi_reg_1017;
                end if;
            end if; 
        end if;
    end process;

    data_2_phi_reg_1113_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_2_phi_reg_1113 <= data_2_phi_reg_1113;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_2_phi_reg_1113 <= layer5_out_dout(47 downto 32);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_2_phi_reg_1113 <= ap_phi_reg_pp0_iter1_data_2_phi_reg_1113;
                end if;
            end if; 
        end if;
    end process;

    data_30_phi_reg_1137_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_30_phi_reg_1137 <= data_30_phi_reg_1137;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_30_phi_reg_1137 <= layer5_out_dout(511 downto 496);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_30_phi_reg_1137 <= ap_phi_reg_pp0_iter1_data_30_phi_reg_1137;
                end if;
            end if; 
        end if;
    end process;

    data_31_phi_reg_1149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_31_phi_reg_1149 <= data_31_phi_reg_1149;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_31_phi_reg_1149 <= layer5_out_dout(495 downto 480);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_31_phi_reg_1149 <= ap_phi_reg_pp0_iter1_data_31_phi_reg_1149;
                end if;
            end if; 
        end if;
    end process;

    data_3_phi_reg_1101_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_3_phi_reg_1101 <= data_3_phi_reg_1101;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_3_phi_reg_1101 <= layer5_out_dout(63 downto 48);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_3_phi_reg_1101 <= ap_phi_reg_pp0_iter1_data_3_phi_reg_1101;
                end if;
            end if; 
        end if;
    end process;

    data_4_phi_reg_1089_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_4_phi_reg_1089 <= data_4_phi_reg_1089;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_4_phi_reg_1089 <= layer5_out_dout(79 downto 64);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_4_phi_reg_1089 <= ap_phi_reg_pp0_iter1_data_4_phi_reg_1089;
                end if;
            end if; 
        end if;
    end process;

    data_5_phi_reg_1077_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_5_phi_reg_1077 <= data_5_phi_reg_1077;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_5_phi_reg_1077 <= layer5_out_dout(95 downto 80);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_5_phi_reg_1077 <= ap_phi_reg_pp0_iter1_data_5_phi_reg_1077;
                end if;
            end if; 
        end if;
    end process;

    data_6_phi_reg_1065_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_6_phi_reg_1065 <= data_6_phi_reg_1065;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_6_phi_reg_1065 <= layer5_out_dout(111 downto 96);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_6_phi_reg_1065 <= ap_phi_reg_pp0_iter1_data_6_phi_reg_1065;
                end if;
            end if; 
        end if;
    end process;

    data_7_phi_reg_1053_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_7_phi_reg_1053 <= data_7_phi_reg_1053;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_7_phi_reg_1053 <= layer5_out_dout(127 downto 112);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_7_phi_reg_1053 <= ap_phi_reg_pp0_iter1_data_7_phi_reg_1053;
                end if;
            end if; 
        end if;
    end process;

    data_8_phi_reg_1041_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_8_phi_reg_1041 <= data_8_phi_reg_1041;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_8_phi_reg_1041 <= layer5_out_dout(143 downto 128);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_8_phi_reg_1041 <= ap_phi_reg_pp0_iter1_data_8_phi_reg_1041;
                end if;
            end if; 
        end if;
    end process;

    data_9_phi_reg_1029_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    data_9_phi_reg_1029 <= data_9_phi_reg_1029;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    data_9_phi_reg_1029 <= layer5_out_dout(159 downto 144);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_9_phi_reg_1029 <= ap_phi_reg_pp0_iter1_data_9_phi_reg_1029;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter1_reg = ap_const_lv1_0))) then 
                do_init_reg_297 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter1_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_297 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    in_index42_reg_775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter1_reg = ap_const_lv1_0))) then 
                in_index42_reg_775 <= in_index_reg_3927;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter1_reg = ap_const_lv1_1)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                in_index42_reg_775 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    ir41_reg_313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_3908 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ir41_reg_313 <= ir_reg_3903;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_3908 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ir41_reg_313 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    p_phi_reg_1161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_361)) then
                if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
                    p_phi_reg_1161 <= p_phi_reg_1161;
                elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
                    p_phi_reg_1161 <= data_fu_3175_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_phi_reg_1161 <= ap_phi_reg_pp0_iter1_p_phi_reg_1161;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                a_reg_3917 <= a_fu_3521_p34;
                icmp_ln124_reg_3908 <= icmp_ln124_fu_3169_p2;
                icmp_ln124_reg_3908_pp0_iter1_reg <= icmp_ln124_reg_3908;
                out_index_reg_3912 <= outidx_1_q0;
                w_reg_3922 <= w6_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln124_reg_3908_pp0_iter2_reg <= icmp_ln124_reg_3908_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                in_index_reg_3927 <= in_index_fu_3615_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ir_reg_3903 <= ir_fu_3163_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    acc_32_fu_3702_p2 <= std_logic_vector(signed(trunc_ln_fu_3635_p4) + signed(tmp_s_fu_3645_p18));
    add_ln109_fu_3601_p2 <= std_logic_vector(unsigned(ap_phi_mux_in_index42_phi_fu_779_p6) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_done_reg, layer5_out_empty_n, ap_phi_mux_do_init_phi_fu_301_p6, ap_enable_reg_pp0_iter1, layer6_out_full_n, icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1) and (layer6_out_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1) and (layer5_out_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, layer5_out_empty_n, ap_phi_mux_do_init_phi_fu_301_p6, ap_enable_reg_pp0_iter1, layer6_out_full_n, icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1) and (layer6_out_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1) and (layer5_out_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, layer5_out_empty_n, ap_phi_mux_do_init_phi_fu_301_p6, ap_enable_reg_pp0_iter1, layer6_out_full_n, icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1) and (layer6_out_full_n = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1) and (layer5_out_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(layer5_out_empty_n, ap_phi_mux_do_init_phi_fu_301_p6)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1) and (layer5_out_empty_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter3_assign_proc : process(layer6_out_full_n, icmp_ln124_reg_3908_pp0_iter2_reg)
    begin
                ap_block_state5_pp0_stage0_iter3 <= ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1) and (layer6_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_108_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_108 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_361_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_361 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= real_start;

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_acc40_phi_fu_1177_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc40_reg_1173, acc_reg_3103)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc40_phi_fu_1177_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc40_phi_fu_1177_p6 <= acc_reg_3103;
            else 
                ap_phi_mux_acc40_phi_fu_1177_p6 <= acc40_reg_1173;
            end if;
        else 
            ap_phi_mux_acc40_phi_fu_1177_p6 <= acc40_reg_1173;
        end if; 
    end process;


    ap_phi_mux_acc_1020_phi_fu_1317_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_1020_reg_1313, acc_42_reg_2563)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_1020_phi_fu_1317_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_1020_phi_fu_1317_p6 <= acc_42_reg_2563;
            else 
                ap_phi_mux_acc_1020_phi_fu_1317_p6 <= acc_1020_reg_1313;
            end if;
        else 
            ap_phi_mux_acc_1020_phi_fu_1317_p6 <= acc_1020_reg_1313;
        end if; 
    end process;


    ap_phi_mux_acc_1118_phi_fu_1331_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_1118_reg_1327, acc_43_reg_2509)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_1118_phi_fu_1331_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_1118_phi_fu_1331_p6 <= acc_43_reg_2509;
            else 
                ap_phi_mux_acc_1118_phi_fu_1331_p6 <= acc_1118_reg_1327;
            end if;
        else 
            ap_phi_mux_acc_1118_phi_fu_1331_p6 <= acc_1118_reg_1327;
        end if; 
    end process;


    ap_phi_mux_acc_1216_phi_fu_1345_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_1216_reg_1341, acc_44_reg_2455)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_1216_phi_fu_1345_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_1216_phi_fu_1345_p6 <= acc_44_reg_2455;
            else 
                ap_phi_mux_acc_1216_phi_fu_1345_p6 <= acc_1216_reg_1341;
            end if;
        else 
            ap_phi_mux_acc_1216_phi_fu_1345_p6 <= acc_1216_reg_1341;
        end if; 
    end process;


    ap_phi_mux_acc_1314_phi_fu_1359_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_1314_reg_1355, acc_45_reg_2401)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_1314_phi_fu_1359_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_1314_phi_fu_1359_p6 <= acc_45_reg_2401;
            else 
                ap_phi_mux_acc_1314_phi_fu_1359_p6 <= acc_1314_reg_1355;
            end if;
        else 
            ap_phi_mux_acc_1314_phi_fu_1359_p6 <= acc_1314_reg_1355;
        end if; 
    end process;


    ap_phi_mux_acc_138_phi_fu_1191_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_138_reg_1187, acc_33_reg_3049)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_138_phi_fu_1191_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_138_phi_fu_1191_p6 <= acc_33_reg_3049;
            else 
                ap_phi_mux_acc_138_phi_fu_1191_p6 <= acc_138_reg_1187;
            end if;
        else 
            ap_phi_mux_acc_138_phi_fu_1191_p6 <= acc_138_reg_1187;
        end if; 
    end process;


    ap_phi_mux_acc_1412_phi_fu_1373_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_1412_reg_1369, acc_46_reg_2347)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_1412_phi_fu_1373_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_1412_phi_fu_1373_p6 <= acc_46_reg_2347;
            else 
                ap_phi_mux_acc_1412_phi_fu_1373_p6 <= acc_1412_reg_1369;
            end if;
        else 
            ap_phi_mux_acc_1412_phi_fu_1373_p6 <= acc_1412_reg_1369;
        end if; 
    end process;


    ap_phi_mux_acc_1510_phi_fu_1387_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_1510_reg_1383, acc_47_reg_2293)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_1510_phi_fu_1387_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_1510_phi_fu_1387_p6 <= acc_47_reg_2293;
            else 
                ap_phi_mux_acc_1510_phi_fu_1387_p6 <= acc_1510_reg_1383;
            end if;
        else 
            ap_phi_mux_acc_1510_phi_fu_1387_p6 <= acc_1510_reg_1383;
        end if; 
    end process;


    ap_phi_mux_acc_16_phi_fu_2240_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc40_phi_fu_1177_p6, ap_phi_reg_pp0_iter2_acc_16_reg_2237)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0))) then 
            ap_phi_mux_acc_16_phi_fu_2240_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_16_phi_fu_2240_p34 <= ap_phi_mux_acc40_phi_fu_1177_p6;
        else 
            ap_phi_mux_acc_16_phi_fu_2240_p34 <= ap_phi_reg_pp0_iter2_acc_16_reg_2237;
        end if; 
    end process;


    ap_phi_mux_acc_17_phi_fu_2184_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_138_phi_fu_1191_p6, ap_phi_reg_pp0_iter2_acc_17_reg_2181)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1))) then 
            ap_phi_mux_acc_17_phi_fu_2184_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_17_phi_fu_2184_p34 <= ap_phi_mux_acc_138_phi_fu_1191_p6;
        else 
            ap_phi_mux_acc_17_phi_fu_2184_p34 <= ap_phi_reg_pp0_iter2_acc_17_reg_2181;
        end if; 
    end process;


    ap_phi_mux_acc_18_phi_fu_2128_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_236_phi_fu_1205_p6, ap_phi_reg_pp0_iter2_acc_18_reg_2125)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2))) then 
            ap_phi_mux_acc_18_phi_fu_2128_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_18_phi_fu_2128_p34 <= ap_phi_mux_acc_236_phi_fu_1205_p6;
        else 
            ap_phi_mux_acc_18_phi_fu_2128_p34 <= ap_phi_reg_pp0_iter2_acc_18_reg_2125;
        end if; 
    end process;


    ap_phi_mux_acc_19_phi_fu_2072_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_334_phi_fu_1219_p6, ap_phi_reg_pp0_iter2_acc_19_reg_2069)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3))) then 
            ap_phi_mux_acc_19_phi_fu_2072_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_19_phi_fu_2072_p34 <= ap_phi_mux_acc_334_phi_fu_1219_p6;
        else 
            ap_phi_mux_acc_19_phi_fu_2072_p34 <= ap_phi_reg_pp0_iter2_acc_19_reg_2069;
        end if; 
    end process;


    ap_phi_mux_acc_20_phi_fu_2016_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_432_phi_fu_1233_p6, ap_phi_reg_pp0_iter2_acc_20_reg_2013)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4))) then 
            ap_phi_mux_acc_20_phi_fu_2016_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_20_phi_fu_2016_p34 <= ap_phi_mux_acc_432_phi_fu_1233_p6;
        else 
            ap_phi_mux_acc_20_phi_fu_2016_p34 <= ap_phi_reg_pp0_iter2_acc_20_reg_2013;
        end if; 
    end process;


    ap_phi_mux_acc_21_phi_fu_1960_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_530_phi_fu_1247_p6, ap_phi_reg_pp0_iter2_acc_21_reg_1957)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5))) then 
            ap_phi_mux_acc_21_phi_fu_1960_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_21_phi_fu_1960_p34 <= ap_phi_mux_acc_530_phi_fu_1247_p6;
        else 
            ap_phi_mux_acc_21_phi_fu_1960_p34 <= ap_phi_reg_pp0_iter2_acc_21_reg_1957;
        end if; 
    end process;


    ap_phi_mux_acc_22_phi_fu_1904_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_628_phi_fu_1261_p6, ap_phi_reg_pp0_iter2_acc_22_reg_1901)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6))) then 
            ap_phi_mux_acc_22_phi_fu_1904_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_22_phi_fu_1904_p34 <= ap_phi_mux_acc_628_phi_fu_1261_p6;
        else 
            ap_phi_mux_acc_22_phi_fu_1904_p34 <= ap_phi_reg_pp0_iter2_acc_22_reg_1901;
        end if; 
    end process;


    ap_phi_mux_acc_236_phi_fu_1205_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_236_reg_1201, acc_34_reg_2995)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_236_phi_fu_1205_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_236_phi_fu_1205_p6 <= acc_34_reg_2995;
            else 
                ap_phi_mux_acc_236_phi_fu_1205_p6 <= acc_236_reg_1201;
            end if;
        else 
            ap_phi_mux_acc_236_phi_fu_1205_p6 <= acc_236_reg_1201;
        end if; 
    end process;


    ap_phi_mux_acc_23_phi_fu_1848_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_726_phi_fu_1275_p6, ap_phi_reg_pp0_iter2_acc_23_reg_1845)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7))) then 
            ap_phi_mux_acc_23_phi_fu_1848_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_23_phi_fu_1848_p34 <= ap_phi_mux_acc_726_phi_fu_1275_p6;
        else 
            ap_phi_mux_acc_23_phi_fu_1848_p34 <= ap_phi_reg_pp0_iter2_acc_23_reg_1845;
        end if; 
    end process;


    ap_phi_mux_acc_24_phi_fu_1792_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_824_phi_fu_1289_p6, ap_phi_reg_pp0_iter2_acc_24_reg_1789)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8))) then 
            ap_phi_mux_acc_24_phi_fu_1792_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_24_phi_fu_1792_p34 <= ap_phi_mux_acc_824_phi_fu_1289_p6;
        else 
            ap_phi_mux_acc_24_phi_fu_1792_p34 <= ap_phi_reg_pp0_iter2_acc_24_reg_1789;
        end if; 
    end process;


    ap_phi_mux_acc_25_phi_fu_1736_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_922_phi_fu_1303_p6, ap_phi_reg_pp0_iter2_acc_25_reg_1733)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9))) then 
            ap_phi_mux_acc_25_phi_fu_1736_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_25_phi_fu_1736_p34 <= ap_phi_mux_acc_922_phi_fu_1303_p6;
        else 
            ap_phi_mux_acc_25_phi_fu_1736_p34 <= ap_phi_reg_pp0_iter2_acc_25_reg_1733;
        end if; 
    end process;


    ap_phi_mux_acc_26_phi_fu_1680_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_1020_phi_fu_1317_p6, ap_phi_reg_pp0_iter2_acc_26_reg_1677)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A))) then 
            ap_phi_mux_acc_26_phi_fu_1680_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_26_phi_fu_1680_p34 <= ap_phi_mux_acc_1020_phi_fu_1317_p6;
        else 
            ap_phi_mux_acc_26_phi_fu_1680_p34 <= ap_phi_reg_pp0_iter2_acc_26_reg_1677;
        end if; 
    end process;


    ap_phi_mux_acc_27_phi_fu_1624_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_1118_phi_fu_1331_p6, ap_phi_reg_pp0_iter2_acc_27_reg_1621)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B))) then 
            ap_phi_mux_acc_27_phi_fu_1624_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_27_phi_fu_1624_p34 <= ap_phi_mux_acc_1118_phi_fu_1331_p6;
        else 
            ap_phi_mux_acc_27_phi_fu_1624_p34 <= ap_phi_reg_pp0_iter2_acc_27_reg_1621;
        end if; 
    end process;


    ap_phi_mux_acc_28_phi_fu_1568_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_1216_phi_fu_1345_p6, ap_phi_reg_pp0_iter2_acc_28_reg_1565)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C))) then 
            ap_phi_mux_acc_28_phi_fu_1568_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_28_phi_fu_1568_p34 <= ap_phi_mux_acc_1216_phi_fu_1345_p6;
        else 
            ap_phi_mux_acc_28_phi_fu_1568_p34 <= ap_phi_reg_pp0_iter2_acc_28_reg_1565;
        end if; 
    end process;


    ap_phi_mux_acc_29_phi_fu_1512_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_1314_phi_fu_1359_p6, ap_phi_reg_pp0_iter2_acc_29_reg_1509)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D))) then 
            ap_phi_mux_acc_29_phi_fu_1512_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_29_phi_fu_1512_p34 <= ap_phi_mux_acc_1314_phi_fu_1359_p6;
        else 
            ap_phi_mux_acc_29_phi_fu_1512_p34 <= ap_phi_reg_pp0_iter2_acc_29_reg_1509;
        end if; 
    end process;


    ap_phi_mux_acc_30_phi_fu_1456_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_1412_phi_fu_1373_p6, ap_phi_reg_pp0_iter2_acc_30_reg_1453)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E))) then 
            ap_phi_mux_acc_30_phi_fu_1456_p34 <= ap_const_lv15_0;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F)))) then 
            ap_phi_mux_acc_30_phi_fu_1456_p34 <= ap_phi_mux_acc_1412_phi_fu_1373_p6;
        else 
            ap_phi_mux_acc_30_phi_fu_1456_p34 <= ap_phi_reg_pp0_iter2_acc_30_reg_1453;
        end if; 
    end process;


    ap_phi_mux_acc_31_phi_fu_1400_p34_assign_proc : process(out_index_reg_3912, icmp_ln133_fu_3696_p2, ap_phi_mux_acc_1510_phi_fu_1387_p6, ap_phi_reg_pp0_iter2_acc_31_reg_1397)
    begin
        if (((icmp_ln133_fu_3696_p2 = ap_const_lv1_0) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_E)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_0)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_1)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_2)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_3)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_4)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_5)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_6)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_7)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_8)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_9)) or ((icmp_ln133_fu_3696_p2 
    = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_A)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_B)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_C)) or ((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_D)))) then 
            ap_phi_mux_acc_31_phi_fu_1400_p34 <= ap_phi_mux_acc_1510_phi_fu_1387_p6;
        elsif (((icmp_ln133_fu_3696_p2 = ap_const_lv1_1) and (out_index_reg_3912 = ap_const_lv4_F))) then 
            ap_phi_mux_acc_31_phi_fu_1400_p34 <= ap_const_lv15_0;
        else 
            ap_phi_mux_acc_31_phi_fu_1400_p34 <= ap_phi_reg_pp0_iter2_acc_31_reg_1397;
        end if; 
    end process;


    ap_phi_mux_acc_334_phi_fu_1219_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_334_reg_1215, acc_35_reg_2941)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_334_phi_fu_1219_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_334_phi_fu_1219_p6 <= acc_35_reg_2941;
            else 
                ap_phi_mux_acc_334_phi_fu_1219_p6 <= acc_334_reg_1215;
            end if;
        else 
            ap_phi_mux_acc_334_phi_fu_1219_p6 <= acc_334_reg_1215;
        end if; 
    end process;


    ap_phi_mux_acc_432_phi_fu_1233_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_432_reg_1229, acc_36_reg_2887)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_432_phi_fu_1233_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_432_phi_fu_1233_p6 <= acc_36_reg_2887;
            else 
                ap_phi_mux_acc_432_phi_fu_1233_p6 <= acc_432_reg_1229;
            end if;
        else 
            ap_phi_mux_acc_432_phi_fu_1233_p6 <= acc_432_reg_1229;
        end if; 
    end process;


    ap_phi_mux_acc_530_phi_fu_1247_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_530_reg_1243, acc_37_reg_2833)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_530_phi_fu_1247_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_530_phi_fu_1247_p6 <= acc_37_reg_2833;
            else 
                ap_phi_mux_acc_530_phi_fu_1247_p6 <= acc_530_reg_1243;
            end if;
        else 
            ap_phi_mux_acc_530_phi_fu_1247_p6 <= acc_530_reg_1243;
        end if; 
    end process;


    ap_phi_mux_acc_628_phi_fu_1261_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_628_reg_1257, acc_38_reg_2779)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_628_phi_fu_1261_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_628_phi_fu_1261_p6 <= acc_38_reg_2779;
            else 
                ap_phi_mux_acc_628_phi_fu_1261_p6 <= acc_628_reg_1257;
            end if;
        else 
            ap_phi_mux_acc_628_phi_fu_1261_p6 <= acc_628_reg_1257;
        end if; 
    end process;


    ap_phi_mux_acc_726_phi_fu_1275_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_726_reg_1271, acc_39_reg_2725)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_726_phi_fu_1275_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_726_phi_fu_1275_p6 <= acc_39_reg_2725;
            else 
                ap_phi_mux_acc_726_phi_fu_1275_p6 <= acc_726_reg_1271;
            end if;
        else 
            ap_phi_mux_acc_726_phi_fu_1275_p6 <= acc_726_reg_1271;
        end if; 
    end process;


    ap_phi_mux_acc_824_phi_fu_1289_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_824_reg_1285, acc_40_reg_2671)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_824_phi_fu_1289_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_824_phi_fu_1289_p6 <= acc_40_reg_2671;
            else 
                ap_phi_mux_acc_824_phi_fu_1289_p6 <= acc_824_reg_1285;
            end if;
        else 
            ap_phi_mux_acc_824_phi_fu_1289_p6 <= acc_824_reg_1285;
        end if; 
    end process;


    ap_phi_mux_acc_922_phi_fu_1303_p6_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_922_reg_1299, acc_41_reg_2617)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_922_phi_fu_1303_p6 <= ap_const_lv15_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_922_phi_fu_1303_p6 <= acc_41_reg_2617;
            else 
                ap_phi_mux_acc_922_phi_fu_1303_p6 <= acc_922_reg_1299;
            end if;
        else 
            ap_phi_mux_acc_922_phi_fu_1303_p6 <= acc_922_reg_1299;
        end if; 
    end process;


    ap_phi_mux_data_10_phi_phi_fu_1009_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_10_phi_reg_1005, ap_phi_reg_pp0_iter1_data_10_phi_reg_1005)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_10_phi_phi_fu_1009_p4 <= data_10_phi_reg_1005;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_10_phi_phi_fu_1009_p4 <= layer5_out_dout(191 downto 176);
        else 
            ap_phi_mux_data_10_phi_phi_fu_1009_p4 <= ap_phi_reg_pp0_iter1_data_10_phi_reg_1005;
        end if; 
    end process;


    ap_phi_mux_data_11_phi_phi_fu_997_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_11_phi_reg_993, ap_phi_reg_pp0_iter1_data_11_phi_reg_993)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_11_phi_phi_fu_997_p4 <= data_11_phi_reg_993;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_11_phi_phi_fu_997_p4 <= layer5_out_dout(207 downto 192);
        else 
            ap_phi_mux_data_11_phi_phi_fu_997_p4 <= ap_phi_reg_pp0_iter1_data_11_phi_reg_993;
        end if; 
    end process;


    ap_phi_mux_data_12_phi_phi_fu_985_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_12_phi_reg_981, ap_phi_reg_pp0_iter1_data_12_phi_reg_981)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_12_phi_phi_fu_985_p4 <= data_12_phi_reg_981;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_12_phi_phi_fu_985_p4 <= layer5_out_dout(223 downto 208);
        else 
            ap_phi_mux_data_12_phi_phi_fu_985_p4 <= ap_phi_reg_pp0_iter1_data_12_phi_reg_981;
        end if; 
    end process;


    ap_phi_mux_data_13_phi_phi_fu_973_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_13_phi_reg_969, ap_phi_reg_pp0_iter1_data_13_phi_reg_969)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_13_phi_phi_fu_973_p4 <= data_13_phi_reg_969;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_13_phi_phi_fu_973_p4 <= layer5_out_dout(239 downto 224);
        else 
            ap_phi_mux_data_13_phi_phi_fu_973_p4 <= ap_phi_reg_pp0_iter1_data_13_phi_reg_969;
        end if; 
    end process;


    ap_phi_mux_data_14_phi_phi_fu_961_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_14_phi_reg_957, ap_phi_reg_pp0_iter1_data_14_phi_reg_957)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_14_phi_phi_fu_961_p4 <= data_14_phi_reg_957;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_14_phi_phi_fu_961_p4 <= layer5_out_dout(255 downto 240);
        else 
            ap_phi_mux_data_14_phi_phi_fu_961_p4 <= ap_phi_reg_pp0_iter1_data_14_phi_reg_957;
        end if; 
    end process;


    ap_phi_mux_data_15_phi_phi_fu_949_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_15_phi_reg_945, ap_phi_reg_pp0_iter1_data_15_phi_reg_945)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_15_phi_phi_fu_949_p4 <= data_15_phi_reg_945;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_15_phi_phi_fu_949_p4 <= layer5_out_dout(271 downto 256);
        else 
            ap_phi_mux_data_15_phi_phi_fu_949_p4 <= ap_phi_reg_pp0_iter1_data_15_phi_reg_945;
        end if; 
    end process;


    ap_phi_mux_data_16_phi_phi_fu_937_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_16_phi_reg_933, ap_phi_reg_pp0_iter1_data_16_phi_reg_933)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_16_phi_phi_fu_937_p4 <= data_16_phi_reg_933;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_16_phi_phi_fu_937_p4 <= layer5_out_dout(287 downto 272);
        else 
            ap_phi_mux_data_16_phi_phi_fu_937_p4 <= ap_phi_reg_pp0_iter1_data_16_phi_reg_933;
        end if; 
    end process;


    ap_phi_mux_data_17_phi_phi_fu_925_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_17_phi_reg_921, ap_phi_reg_pp0_iter1_data_17_phi_reg_921)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_17_phi_phi_fu_925_p4 <= data_17_phi_reg_921;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_17_phi_phi_fu_925_p4 <= layer5_out_dout(303 downto 288);
        else 
            ap_phi_mux_data_17_phi_phi_fu_925_p4 <= ap_phi_reg_pp0_iter1_data_17_phi_reg_921;
        end if; 
    end process;


    ap_phi_mux_data_18_phi_phi_fu_913_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_18_phi_reg_909, ap_phi_reg_pp0_iter1_data_18_phi_reg_909)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_18_phi_phi_fu_913_p4 <= data_18_phi_reg_909;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_18_phi_phi_fu_913_p4 <= layer5_out_dout(319 downto 304);
        else 
            ap_phi_mux_data_18_phi_phi_fu_913_p4 <= ap_phi_reg_pp0_iter1_data_18_phi_reg_909;
        end if; 
    end process;


    ap_phi_mux_data_19_phi_phi_fu_901_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_19_phi_reg_897, ap_phi_reg_pp0_iter1_data_19_phi_reg_897)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_19_phi_phi_fu_901_p4 <= data_19_phi_reg_897;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_19_phi_phi_fu_901_p4 <= layer5_out_dout(335 downto 320);
        else 
            ap_phi_mux_data_19_phi_phi_fu_901_p4 <= ap_phi_reg_pp0_iter1_data_19_phi_reg_897;
        end if; 
    end process;


    ap_phi_mux_data_1_phi_phi_fu_1129_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_1_phi_reg_1125, ap_phi_reg_pp0_iter1_data_1_phi_reg_1125)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_1_phi_phi_fu_1129_p4 <= data_1_phi_reg_1125;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_1_phi_phi_fu_1129_p4 <= layer5_out_dout(31 downto 16);
        else 
            ap_phi_mux_data_1_phi_phi_fu_1129_p4 <= ap_phi_reg_pp0_iter1_data_1_phi_reg_1125;
        end if; 
    end process;


    ap_phi_mux_data_20_phi_phi_fu_889_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_20_phi_reg_885, ap_phi_reg_pp0_iter1_data_20_phi_reg_885)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_20_phi_phi_fu_889_p4 <= data_20_phi_reg_885;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_20_phi_phi_fu_889_p4 <= layer5_out_dout(351 downto 336);
        else 
            ap_phi_mux_data_20_phi_phi_fu_889_p4 <= ap_phi_reg_pp0_iter1_data_20_phi_reg_885;
        end if; 
    end process;


    ap_phi_mux_data_21_phi_phi_fu_877_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_21_phi_reg_873, ap_phi_reg_pp0_iter1_data_21_phi_reg_873)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_21_phi_phi_fu_877_p4 <= data_21_phi_reg_873;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_21_phi_phi_fu_877_p4 <= layer5_out_dout(367 downto 352);
        else 
            ap_phi_mux_data_21_phi_phi_fu_877_p4 <= ap_phi_reg_pp0_iter1_data_21_phi_reg_873;
        end if; 
    end process;


    ap_phi_mux_data_22_phi_phi_fu_865_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_22_phi_reg_861, ap_phi_reg_pp0_iter1_data_22_phi_reg_861)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_22_phi_phi_fu_865_p4 <= data_22_phi_reg_861;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_22_phi_phi_fu_865_p4 <= layer5_out_dout(383 downto 368);
        else 
            ap_phi_mux_data_22_phi_phi_fu_865_p4 <= ap_phi_reg_pp0_iter1_data_22_phi_reg_861;
        end if; 
    end process;


    ap_phi_mux_data_23_phi_phi_fu_853_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_23_phi_reg_849, ap_phi_reg_pp0_iter1_data_23_phi_reg_849)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_23_phi_phi_fu_853_p4 <= data_23_phi_reg_849;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_23_phi_phi_fu_853_p4 <= layer5_out_dout(399 downto 384);
        else 
            ap_phi_mux_data_23_phi_phi_fu_853_p4 <= ap_phi_reg_pp0_iter1_data_23_phi_reg_849;
        end if; 
    end process;


    ap_phi_mux_data_24_phi_phi_fu_841_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_24_phi_reg_837, ap_phi_reg_pp0_iter1_data_24_phi_reg_837)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_24_phi_phi_fu_841_p4 <= data_24_phi_reg_837;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_24_phi_phi_fu_841_p4 <= layer5_out_dout(415 downto 400);
        else 
            ap_phi_mux_data_24_phi_phi_fu_841_p4 <= ap_phi_reg_pp0_iter1_data_24_phi_reg_837;
        end if; 
    end process;


    ap_phi_mux_data_25_phi_phi_fu_829_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_25_phi_reg_825, ap_phi_reg_pp0_iter1_data_25_phi_reg_825)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_25_phi_phi_fu_829_p4 <= data_25_phi_reg_825;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_25_phi_phi_fu_829_p4 <= layer5_out_dout(431 downto 416);
        else 
            ap_phi_mux_data_25_phi_phi_fu_829_p4 <= ap_phi_reg_pp0_iter1_data_25_phi_reg_825;
        end if; 
    end process;


    ap_phi_mux_data_26_phi_phi_fu_817_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_26_phi_reg_813, ap_phi_reg_pp0_iter1_data_26_phi_reg_813)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_26_phi_phi_fu_817_p4 <= data_26_phi_reg_813;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_26_phi_phi_fu_817_p4 <= layer5_out_dout(447 downto 432);
        else 
            ap_phi_mux_data_26_phi_phi_fu_817_p4 <= ap_phi_reg_pp0_iter1_data_26_phi_reg_813;
        end if; 
    end process;


    ap_phi_mux_data_27_phi_phi_fu_805_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_27_phi_reg_801, ap_phi_reg_pp0_iter1_data_27_phi_reg_801)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_27_phi_phi_fu_805_p4 <= data_27_phi_reg_801;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_27_phi_phi_fu_805_p4 <= layer5_out_dout(463 downto 448);
        else 
            ap_phi_mux_data_27_phi_phi_fu_805_p4 <= ap_phi_reg_pp0_iter1_data_27_phi_reg_801;
        end if; 
    end process;


    ap_phi_mux_data_28_phi_phi_fu_793_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_28_phi_reg_789, ap_phi_reg_pp0_iter1_data_28_phi_reg_789)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_28_phi_phi_fu_793_p4 <= data_28_phi_reg_789;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_28_phi_phi_fu_793_p4 <= layer5_out_dout(479 downto 464);
        else 
            ap_phi_mux_data_28_phi_phi_fu_793_p4 <= ap_phi_reg_pp0_iter1_data_28_phi_reg_789;
        end if; 
    end process;


    ap_phi_mux_data_29_phi_phi_fu_1021_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_29_phi_reg_1017, ap_phi_reg_pp0_iter1_data_29_phi_reg_1017)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_29_phi_phi_fu_1021_p4 <= data_29_phi_reg_1017;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_29_phi_phi_fu_1021_p4 <= layer5_out_dout(175 downto 160);
        else 
            ap_phi_mux_data_29_phi_phi_fu_1021_p4 <= ap_phi_reg_pp0_iter1_data_29_phi_reg_1017;
        end if; 
    end process;


    ap_phi_mux_data_2_phi_phi_fu_1117_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_2_phi_reg_1113, ap_phi_reg_pp0_iter1_data_2_phi_reg_1113)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_2_phi_phi_fu_1117_p4 <= data_2_phi_reg_1113;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_2_phi_phi_fu_1117_p4 <= layer5_out_dout(47 downto 32);
        else 
            ap_phi_mux_data_2_phi_phi_fu_1117_p4 <= ap_phi_reg_pp0_iter1_data_2_phi_reg_1113;
        end if; 
    end process;


    ap_phi_mux_data_30_phi_phi_fu_1141_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_30_phi_reg_1137, ap_phi_reg_pp0_iter1_data_30_phi_reg_1137)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_30_phi_phi_fu_1141_p4 <= data_30_phi_reg_1137;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_30_phi_phi_fu_1141_p4 <= layer5_out_dout(511 downto 496);
        else 
            ap_phi_mux_data_30_phi_phi_fu_1141_p4 <= ap_phi_reg_pp0_iter1_data_30_phi_reg_1137;
        end if; 
    end process;


    ap_phi_mux_data_31_phi_phi_fu_1153_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_31_phi_reg_1149, ap_phi_reg_pp0_iter1_data_31_phi_reg_1149)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_31_phi_phi_fu_1153_p4 <= data_31_phi_reg_1149;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_31_phi_phi_fu_1153_p4 <= layer5_out_dout(495 downto 480);
        else 
            ap_phi_mux_data_31_phi_phi_fu_1153_p4 <= ap_phi_reg_pp0_iter1_data_31_phi_reg_1149;
        end if; 
    end process;


    ap_phi_mux_data_3_phi_phi_fu_1105_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_3_phi_reg_1101, ap_phi_reg_pp0_iter1_data_3_phi_reg_1101)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_3_phi_phi_fu_1105_p4 <= data_3_phi_reg_1101;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_3_phi_phi_fu_1105_p4 <= layer5_out_dout(63 downto 48);
        else 
            ap_phi_mux_data_3_phi_phi_fu_1105_p4 <= ap_phi_reg_pp0_iter1_data_3_phi_reg_1101;
        end if; 
    end process;


    ap_phi_mux_data_4_phi_phi_fu_1093_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_4_phi_reg_1089, ap_phi_reg_pp0_iter1_data_4_phi_reg_1089)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_4_phi_phi_fu_1093_p4 <= data_4_phi_reg_1089;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_4_phi_phi_fu_1093_p4 <= layer5_out_dout(79 downto 64);
        else 
            ap_phi_mux_data_4_phi_phi_fu_1093_p4 <= ap_phi_reg_pp0_iter1_data_4_phi_reg_1089;
        end if; 
    end process;


    ap_phi_mux_data_5_phi_phi_fu_1081_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_5_phi_reg_1077, ap_phi_reg_pp0_iter1_data_5_phi_reg_1077)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_5_phi_phi_fu_1081_p4 <= data_5_phi_reg_1077;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_5_phi_phi_fu_1081_p4 <= layer5_out_dout(95 downto 80);
        else 
            ap_phi_mux_data_5_phi_phi_fu_1081_p4 <= ap_phi_reg_pp0_iter1_data_5_phi_reg_1077;
        end if; 
    end process;


    ap_phi_mux_data_6_phi_phi_fu_1069_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_6_phi_reg_1065, ap_phi_reg_pp0_iter1_data_6_phi_reg_1065)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_6_phi_phi_fu_1069_p4 <= data_6_phi_reg_1065;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_6_phi_phi_fu_1069_p4 <= layer5_out_dout(111 downto 96);
        else 
            ap_phi_mux_data_6_phi_phi_fu_1069_p4 <= ap_phi_reg_pp0_iter1_data_6_phi_reg_1065;
        end if; 
    end process;


    ap_phi_mux_data_7_phi_phi_fu_1057_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_7_phi_reg_1053, ap_phi_reg_pp0_iter1_data_7_phi_reg_1053)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_7_phi_phi_fu_1057_p4 <= data_7_phi_reg_1053;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_7_phi_phi_fu_1057_p4 <= layer5_out_dout(127 downto 112);
        else 
            ap_phi_mux_data_7_phi_phi_fu_1057_p4 <= ap_phi_reg_pp0_iter1_data_7_phi_reg_1053;
        end if; 
    end process;


    ap_phi_mux_data_8_phi_phi_fu_1045_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_8_phi_reg_1041, ap_phi_reg_pp0_iter1_data_8_phi_reg_1041)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_8_phi_phi_fu_1045_p4 <= data_8_phi_reg_1041;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_8_phi_phi_fu_1045_p4 <= layer5_out_dout(143 downto 128);
        else 
            ap_phi_mux_data_8_phi_phi_fu_1045_p4 <= ap_phi_reg_pp0_iter1_data_8_phi_reg_1041;
        end if; 
    end process;


    ap_phi_mux_data_9_phi_phi_fu_1033_p4_assign_proc : process(layer5_out_dout, ap_phi_mux_do_init_phi_fu_301_p6, data_9_phi_reg_1029, ap_phi_reg_pp0_iter1_data_9_phi_reg_1029)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_9_phi_phi_fu_1033_p4 <= data_9_phi_reg_1029;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_9_phi_phi_fu_1033_p4 <= layer5_out_dout(159 downto 144);
        else 
            ap_phi_mux_data_9_phi_phi_fu_1033_p4 <= ap_phi_reg_pp0_iter1_data_9_phi_reg_1029;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_301_p6_assign_proc : process(ap_block_pp0_stage0, do_init_reg_297, icmp_ln124_reg_3908_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_301_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln124_reg_3908_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_301_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_301_p6 <= do_init_reg_297;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_301_p6 <= do_init_reg_297;
        end if; 
    end process;


    ap_phi_mux_in_index42_phi_fu_779_p6_assign_proc : process(ap_block_pp0_stage0, in_index42_reg_775, icmp_ln124_reg_3908_pp0_iter1_reg, in_index_reg_3927, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_3908_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_in_index42_phi_fu_779_p6 <= ap_const_lv5_0;
            elsif ((icmp_ln124_reg_3908_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_in_index42_phi_fu_779_p6 <= in_index_reg_3927;
            else 
                ap_phi_mux_in_index42_phi_fu_779_p6 <= in_index42_reg_775;
            end if;
        else 
            ap_phi_mux_in_index42_phi_fu_779_p6 <= in_index42_reg_775;
        end if; 
    end process;


    ap_phi_mux_ir41_phi_fu_317_p6_assign_proc : process(icmp_ln124_reg_3908, ir41_reg_313, ir_reg_3903, ap_condition_108)
    begin
        if ((ap_const_boolean_1 = ap_condition_108)) then
            if ((icmp_ln124_reg_3908 = ap_const_lv1_1)) then 
                ap_phi_mux_ir41_phi_fu_317_p6 <= ap_const_lv9_0;
            elsif ((icmp_ln124_reg_3908 = ap_const_lv1_0)) then 
                ap_phi_mux_ir41_phi_fu_317_p6 <= ir_reg_3903;
            else 
                ap_phi_mux_ir41_phi_fu_317_p6 <= ir41_reg_313;
            end if;
        else 
            ap_phi_mux_ir41_phi_fu_317_p6 <= ir41_reg_313;
        end if; 
    end process;


    ap_phi_mux_p_phi_phi_fu_1165_p4_assign_proc : process(ap_phi_mux_do_init_phi_fu_301_p6, p_phi_reg_1161, data_fu_3175_p1, ap_phi_reg_pp0_iter1_p_phi_reg_1161)
    begin
        if ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_phi_phi_fu_1165_p4 <= p_phi_reg_1161;
        elsif ((ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_phi_phi_fu_1165_p4 <= data_fu_3175_p1;
        else 
            ap_phi_mux_p_phi_phi_fu_1165_p4 <= ap_phi_reg_pp0_iter1_p_phi_reg_1161;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_data_10_phi_reg_1005 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_11_phi_reg_993 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_12_phi_reg_981 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_13_phi_reg_969 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_14_phi_reg_957 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_15_phi_reg_945 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_16_phi_reg_933 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_17_phi_reg_921 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_18_phi_reg_909 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_19_phi_reg_897 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_1_phi_reg_1125 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_20_phi_reg_885 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_21_phi_reg_873 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_22_phi_reg_861 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_23_phi_reg_849 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_24_phi_reg_837 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_25_phi_reg_825 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_26_phi_reg_813 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_27_phi_reg_801 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_28_phi_reg_789 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_29_phi_reg_1017 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_2_phi_reg_1113 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_30_phi_reg_1137 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_31_phi_reg_1149 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_3_phi_reg_1101 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_4_phi_reg_1089 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_5_phi_reg_1077 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_6_phi_reg_1065 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_7_phi_reg_1053 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_8_phi_reg_1041 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_data_9_phi_reg_1029 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_phi_reg_1161 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_16_reg_2237 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_17_reg_2181 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_18_reg_2125 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_19_reg_2069 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_20_reg_2013 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_21_reg_1957 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_22_reg_1901 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_23_reg_1845 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_24_reg_1789 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_25_reg_1733 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_26_reg_1677 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_27_reg_1621 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_28_reg_1565 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_29_reg_1509 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_30_reg_1453 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_31_reg_1397 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_33_reg_3049 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_34_reg_2995 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_35_reg_2941 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_36_reg_2887 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_37_reg_2833 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_38_reg_2779 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_39_reg_2725 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_40_reg_2671 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_41_reg_2617 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_42_reg_2563 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_43_reg_2509 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_44_reg_2455 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_45_reg_2401 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_46_reg_2347 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_47_reg_2293 <= "XXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_acc_reg_3103 <= "XXXXXXXXXXXXXXX";
    ap_ready <= internal_ap_ready;

    ap_reset_idle_pp0_assign_proc : process(real_start, ap_idle_pp0_0to2)
    begin
        if (((real_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    data_fu_3175_p1 <= layer5_out_dout(16 - 1 downto 0);
    icmp_ln124_fu_3169_p2 <= "1" when (ap_phi_mux_ir41_phi_fu_317_p6 = ap_const_lv9_1FF) else "0";
    icmp_ln133_fu_3696_p2 <= "1" when (sext_ln133_1_fu_3686_p1 = sub_ln133_fu_3690_p2) else "0";
    in_index_1_fu_3595_p2 <= std_logic_vector(unsigned(zext_ln124_1_fu_3591_p1) + unsigned(ap_const_lv6_1));
    in_index_fu_3615_p3 <= 
        ap_const_lv5_0 when (tmp_12_fu_3607_p3(0) = '1') else 
        add_ln109_fu_3601_p2;

    internal_ap_ready_assign_proc : process(icmp_ln124_fu_3169_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln124_fu_3169_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ir_fu_3163_p2 <= std_logic_vector(unsigned(ap_phi_mux_ir41_phi_fu_317_p6) + unsigned(ap_const_lv9_1));

    layer5_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, layer5_out_empty_n, ap_phi_mux_do_init_phi_fu_301_p6, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer5_out_blk_n <= layer5_out_empty_n;
        else 
            layer5_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer5_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_phi_mux_do_init_phi_fu_301_p6, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_do_init_phi_fu_301_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer5_out_read <= ap_const_logic_1;
        else 
            layer5_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer6_out_blk_n_assign_proc : process(layer6_out_full_n, icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1))) then 
            layer6_out_blk_n <= layer6_out_full_n;
        else 
            layer6_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        layer6_out_din <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_55_fu_3872_p6),256));


    layer6_out_write_assign_proc : process(icmp_ln124_reg_3908_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_3908_pp0_iter2_reg = ap_const_lv1_1))) then 
            layer6_out_write <= ap_const_logic_1;
        else 
            layer6_out_write <= ap_const_logic_0;
        end if; 
    end process;

    outidx_1_address0 <= zext_ln124_fu_3157_p1(9 - 1 downto 0);

    outidx_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outidx_1_ce0 <= ap_const_logic_1;
        else 
            outidx_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

        sext_ln111_fu_3724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_reg_3103),16));

        sext_ln133_1_fu_3686_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_3635_p4),16));

        sext_ln133_fu_3682_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_3645_p18),16));

        sext_ln77_10_fu_3832_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_51_fu_3824_p3),144));

        sext_ln77_11_fu_3844_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_52_fu_3836_p3),160));

        sext_ln77_12_fu_3856_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_53_fu_3848_p3),176));

        sext_ln77_13_fu_3868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_54_fu_3860_p3),192));

        sext_ln77_1_fu_3732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_46_reg_2347),16));

        sext_ln77_2_fu_3736_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_33_reg_3049),16));

        sext_ln77_3_fu_3748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_3740_p3),32));

        sext_ln77_4_fu_3760_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_45_fu_3752_p3),48));

        sext_ln77_5_fu_3772_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_46_fu_3764_p3),64));

        sext_ln77_6_fu_3784_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_47_fu_3776_p3),80));

        sext_ln77_7_fu_3796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_48_fu_3788_p3),96));

        sext_ln77_8_fu_3808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_49_fu_3800_p3),112));

        sext_ln77_9_fu_3820_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_50_fu_3812_p3),128));

        sext_ln77_fu_3728_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_45_reg_2401),16));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln133_fu_3690_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(sext_ln133_fu_3682_p1));
    tmp_12_fu_3607_p3 <= in_index_1_fu_3595_p2(5 downto 5);
    tmp_45_fu_3752_p3 <= (acc_35_reg_2941 & sext_ln77_3_fu_3748_p1);
    tmp_46_fu_3764_p3 <= (acc_36_reg_2887 & sext_ln77_4_fu_3760_p1);
    tmp_47_fu_3776_p3 <= (acc_37_reg_2833 & sext_ln77_5_fu_3772_p1);
    tmp_48_fu_3788_p3 <= (acc_38_reg_2779 & sext_ln77_6_fu_3784_p1);
    tmp_49_fu_3800_p3 <= (acc_39_reg_2725 & sext_ln77_7_fu_3796_p1);
    tmp_50_fu_3812_p3 <= (acc_40_reg_2671 & sext_ln77_8_fu_3808_p1);
    tmp_51_fu_3824_p3 <= (acc_41_reg_2617 & sext_ln77_9_fu_3820_p1);
    tmp_52_fu_3836_p3 <= (acc_42_reg_2563 & sext_ln77_10_fu_3832_p1);
    tmp_53_fu_3848_p3 <= (acc_43_reg_2509 & sext_ln77_11_fu_3844_p1);
    tmp_54_fu_3860_p3 <= (acc_44_reg_2455 & sext_ln77_12_fu_3856_p1);
    tmp_55_fu_3872_p6 <= ((((acc_47_reg_2293 & sext_ln77_1_fu_3732_p1) & sext_ln77_fu_3728_p1) & sext_ln77_13_fu_3868_p1) & sext_ln111_fu_3724_p1);
    tmp_fu_3740_p3 <= (acc_34_reg_2995 & sext_ln77_2_fu_3736_p1);
    trunc_ln_fu_3635_p4 <= mul_ln133_fu_3629_p2(23 downto 9);
    w6_address0 <= zext_ln124_fu_3157_p1(9 - 1 downto 0);

    w6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w6_ce0 <= ap_const_logic_1;
        else 
            w6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln124_1_fu_3591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_in_index42_phi_fu_779_p6),6));
    zext_ln124_fu_3157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_ir41_phi_fu_317_p6),64));
end behav;
