Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu Jul  6 15:34:38 2017
| Host         : HyperSilicon running 64-bit CentOS release 6.4 (Final)
| Command      : report_methodology -file b2000t_c2c_bram_wrapper_methodology_drc_routed.rpt -rpx b2000t_c2c_bram_wrapper_methodology_drc_routed.rpx
| Design       : b2000t_c2c_bram_wrapper
| Device       : xc7v2000tflg1925-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 347
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 29         |
| TIMING-6  | Warning  | No common primary clock between related clocks         | 1          |
| TIMING-7  | Warning  | No common node between related clocks                  | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 243        |
| XDCB-1    | Warning  | Runtime intensive exceptions                           | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects            | 69         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X365Y211 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X383Y213 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDPE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X294Y228 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDPE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X382Y220 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDPE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/auro_phy_init.aurora_rst_out_r2_reg in site SLICE_X406Y223 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/aurora_64b66b_0/inst/reset_pb_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg6 in site SLICE_X514Y99 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/ack_sync_reg1 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/time_out_wait_bypass_reg in site SLICE_X509Y161 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_time_out_wait_bypass/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_cdc_gt_cplllock_i/s_level_out_d5_reg in site SLICE_X510Y157 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X367Y210 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X385Y214 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X292Y231 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0] in site SLICE_X381Y221 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X322Y247 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X323Y250 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X320Y251 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X321Y250 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X319Y249 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X323Y248 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X324Y249 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X320Y249 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[4] in site SLICE_X325Y249 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[5] in site SLICE_X322Y249 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X327Y252 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X327Y251 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X327Y253 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#26 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X333Y249 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#27 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X333Y250 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#28 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X318Y248 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#29 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X318Y249 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out1_b2000t_c2c_bram_clk_wiz_0 and INIT_DIFF_CLK_clk_p are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_b2000t_c2c_bram_clk_wiz_0] -to [get_clocks INIT_DIFF_CLK_clk_p]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_out1_b2000t_c2c_bram_clk_wiz_0 and INIT_DIFF_CLK_clk_p are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_b2000t_c2c_bram_clk_wiz_0] -to [get_clocks INIT_DIFF_CLK_clk_p]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ext_reset_in relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on pin_a[0] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on pin_a[10] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on pin_a[11] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on pin_a[12] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on pin_a[13] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on pin_a[14] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on pin_a[15] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on pin_a[16] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on pin_a[17] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on pin_a[18] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on pin_a[19] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on pin_a[1] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on pin_a[20] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on pin_a[21] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on pin_a[22] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on pin_a[23] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on pin_a[24] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on pin_a[25] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on pin_a[26] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on pin_a[27] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on pin_a[28] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on pin_a[29] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on pin_a[2] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on pin_a[30] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on pin_a[31] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on pin_a[32] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on pin_a[33] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on pin_a[34] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on pin_a[35] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on pin_a[36] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on pin_a[37] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on pin_a[38] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on pin_a[39] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on pin_a[3] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on pin_a[40] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on pin_a[41] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on pin_a[42] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on pin_a[43] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on pin_a[44] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on pin_a[45] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on pin_a[46] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on pin_a[47] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on pin_a[48] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on pin_a[49] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on pin_a[4] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on pin_a[50] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on pin_a[51] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on pin_a[52] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on pin_a[53] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on pin_a[54] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on pin_a[55] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on pin_a[56] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on pin_a[57] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on pin_a[58] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on pin_a[59] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on pin_a[5] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on pin_a[6] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on pin_a[7] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on pin_a[8] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on pin_a[9] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[0] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[10] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[11] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[12] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[13] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[14] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[15] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[16] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[17] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[18] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[19] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[1] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[20] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[21] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[22] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[23] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[24] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[25] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[26] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[27] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[28] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[29] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[2] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[30] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[31] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[32] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[33] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[34] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[35] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[36] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[37] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[38] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[39] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[3] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[40] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[41] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[42] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[43] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[44] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[45] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[46] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[47] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[48] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[49] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[4] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[50] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[51] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[52] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[53] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[54] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[55] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[56] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[57] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[58] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[59] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[5] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[6] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[7] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[8] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on pin_a_1[9] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on pin_b[0] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on pin_b[10] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on pin_b[11] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on pin_b[12] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on pin_b[13] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on pin_b[14] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on pin_b[15] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on pin_b[16] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on pin_b[17] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An input delay is missing on pin_b[18] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An input delay is missing on pin_b[19] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An input delay is missing on pin_b[1] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An input delay is missing on pin_b[20] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An input delay is missing on pin_b[21] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An input delay is missing on pin_b[22] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An input delay is missing on pin_b[23] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An input delay is missing on pin_b[24] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An input delay is missing on pin_b[25] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An input delay is missing on pin_b[26] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An input delay is missing on pin_b[27] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An input delay is missing on pin_b[28] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An input delay is missing on pin_b[29] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An input delay is missing on pin_b[2] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An input delay is missing on pin_b[30] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An input delay is missing on pin_b[31] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An input delay is missing on pin_b[32] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An input delay is missing on pin_b[33] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An input delay is missing on pin_b[34] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An input delay is missing on pin_b[35] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An input delay is missing on pin_b[36] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An input delay is missing on pin_b[37] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An input delay is missing on pin_b[38] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An input delay is missing on pin_b[39] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An input delay is missing on pin_b[3] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An input delay is missing on pin_b[40] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An input delay is missing on pin_b[41] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An input delay is missing on pin_b[42] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An input delay is missing on pin_b[43] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An input delay is missing on pin_b[44] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An input delay is missing on pin_b[45] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An input delay is missing on pin_b[46] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An input delay is missing on pin_b[47] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#164 Warning
Missing input or output delay  
An input delay is missing on pin_b[48] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#165 Warning
Missing input or output delay  
An input delay is missing on pin_b[49] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#166 Warning
Missing input or output delay  
An input delay is missing on pin_b[4] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#167 Warning
Missing input or output delay  
An input delay is missing on pin_b[50] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#168 Warning
Missing input or output delay  
An input delay is missing on pin_b[51] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#169 Warning
Missing input or output delay  
An input delay is missing on pin_b[52] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#170 Warning
Missing input or output delay  
An input delay is missing on pin_b[53] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#171 Warning
Missing input or output delay  
An input delay is missing on pin_b[54] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#172 Warning
Missing input or output delay  
An input delay is missing on pin_b[55] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#173 Warning
Missing input or output delay  
An input delay is missing on pin_b[56] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#174 Warning
Missing input or output delay  
An input delay is missing on pin_b[57] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#175 Warning
Missing input or output delay  
An input delay is missing on pin_b[58] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#176 Warning
Missing input or output delay  
An input delay is missing on pin_b[59] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#177 Warning
Missing input or output delay  
An input delay is missing on pin_b[5] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#178 Warning
Missing input or output delay  
An input delay is missing on pin_b[6] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#179 Warning
Missing input or output delay  
An input delay is missing on pin_b[7] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#180 Warning
Missing input or output delay  
An input delay is missing on pin_b[8] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#181 Warning
Missing input or output delay  
An input delay is missing on pin_b[9] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#182 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[0] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#183 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[10] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#184 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[11] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#185 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[12] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#186 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[13] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#187 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[14] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#188 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[15] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#189 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[16] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#190 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[17] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#191 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[18] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#192 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[19] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#193 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[1] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#194 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[20] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#195 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[21] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#196 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[22] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#197 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[23] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#198 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[24] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#199 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[25] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#200 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[26] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#201 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[27] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#202 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[28] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#203 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[29] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#204 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[2] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#205 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[30] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#206 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[31] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#207 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[32] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#208 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[33] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#209 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[34] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#210 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[35] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#211 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[36] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#212 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[37] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#213 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[38] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#214 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[39] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#215 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[3] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#216 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[40] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#217 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[41] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#218 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[42] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#219 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[43] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#220 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[44] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#221 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[45] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#222 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[46] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#223 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[47] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#224 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[48] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#225 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[49] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#226 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[4] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#227 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[50] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#228 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[51] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#229 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[52] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#230 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[53] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#231 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[54] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#232 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[55] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#233 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[56] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#234 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[57] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#235 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[58] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#236 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[59] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#237 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[5] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#238 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[6] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#239 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[7] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#240 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[8] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#241 Warning
Missing input or output delay  
An input delay is missing on pin_b_1[9] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#242 Warning
Missing input or output delay  
An output delay is missing on axi_c2c_link_status_out relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

TIMING-18#243 Warning
Missing input or output delay  
An output delay is missing on pma_init_out[0] relative to clock(s) VIRTUAL_clk_out1_b2000t_c2c_bram_clk_wiz_0 
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-from = expands to 1120 design objects. 
set_false_path -from [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*...
/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 35)
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter NAME=~*slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/C]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '4' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/b2000t_c2c_bram_axi_chip2chip_0_0.xdc (Line: 65)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '122' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 74)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '76' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 74)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '123' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 75)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '77' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 75)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '124' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 76)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '78' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 76)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '109' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 57)
Related violations: <none>

XDCB-5#9 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '116' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 68)
Related violations: <none>

XDCB-5#10 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '117' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 69)
Related violations: <none>

XDCB-5#11 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '63' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 57)
Related violations: <none>

XDCB-5#12 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '70' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 68)
Related violations: <none>

XDCB-5#13 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '71' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 69)
Related violations: <none>

XDCB-5#14 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '118' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 70)
Related violations: <none>

XDCB-5#15 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '119' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 71)
Related violations: <none>

XDCB-5#16 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '72' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 70)
Related violations: <none>

XDCB-5#17 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '73' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 71)
Related violations: <none>

XDCB-5#18 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '106' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 54)
Related violations: <none>

XDCB-5#19 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '60' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 54)
Related violations: <none>

XDCB-5#20 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '120' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#21 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '74' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#22 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '108' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 56)
Related violations: <none>

XDCB-5#23 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '62' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 56)
Related violations: <none>

XDCB-5#24 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '107' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 55)
Related violations: <none>

XDCB-5#25 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '61' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 55)
Related violations: <none>

XDCB-5#26 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '121' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 73)
Related violations: <none>

XDCB-5#27 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E/CLK*" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '75' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 73)
Related violations: <none>

XDCB-5#28 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '114' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 66)
Related violations: <none>

XDCB-5#29 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '68' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 66)
Related violations: <none>

XDCB-5#30 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '115' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 67)
Related violations: <none>

XDCB-5#31 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '69' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 67)
Related violations: <none>

XDCB-5#32 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '111' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 63)
Related violations: <none>

XDCB-5#33 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '65' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 63)
Related violations: <none>

XDCB-5#34 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '113' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 65)
Related violations: <none>

XDCB-5#35 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '67' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 65)
Related violations: <none>

XDCB-5#36 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '110' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 62)
Related violations: <none>

XDCB-5#37 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '64' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 62)
Related violations: <none>

XDCB-5#38 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '112' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 64)
Related violations: <none>

XDCB-5#39 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK*"}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '66' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 64)
Related violations: <none>

XDCB-5#40 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/ADV_TRIG.u_adv_trig/FLAG*/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '133' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 89)
Related violations: <none>

XDCB-5#41 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O*/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '132' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 88)
Related violations: <none>

XDCB-5#42 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/COUNTER.u_count/G_COUNTER[*].U_COUNTER/counter_load_i*/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '131' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 87)
Related violations: <none>

XDCB-5#43 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32*/CLK" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '130' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 86)
Related violations: <none>

XDCB-5#44 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '125' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 81)
Related violations: <none>

XDCB-5#45 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '126' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 82)
Related violations: <none>

XDCB-5#46 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '127' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 83)
Related violations: <none>

XDCB-5#47 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '128' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 84)
Related violations: <none>

XDCB-5#48 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '129' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 85)
Related violations: <none>

XDCB-5#49 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '100' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 35)
Related violations: <none>

XDCB-5#50 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '54' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 35)
Related violations: <none>

XDCB-5#51 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '53' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 34)
Related violations: <none>

XDCB-5#52 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '99' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 34)
Related violations: <none>

XDCB-5#53 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~*/*fifo_reset_reg/C}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '6' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/b2000t_c2c_bram_axi_chip2chip_0_0.xdc (Line: 68)
Related violations: <none>

XDCB-5#54 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter NAME=~*axi_chip2chip_sync_cell*sync_flop_0*/D]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/b2000t_c2c_bram_axi_chip2chip_0_0.xdc (Line: 71)
Related violations: <none>

XDCB-5#55 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter NAME=~*slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/auro_phy_init.aurora_rst_out*_reg/PRE]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '3' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/b2000t_c2c_bram_axi_chip2chip_0_0.xdc (Line: 64)
Related violations: <none>

XDCB-5#56 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/COUNTER.u_count/G_COUNTER[*].U_COUNTER/counter_reg[*]/D" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '131' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 87)
Related violations: <none>

XDCB-5#57 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg*/D" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '132' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 88)
Related violations: <none>

XDCB-5#58 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg*/D" }]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '133' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 89)
Related violations: <none>

XDCB-5#59 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '100' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 35)
Related violations: <none>

XDCB-5#60 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '53' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 34)
Related violations: <none>

XDCB-5#61 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '54' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 35)
Related violations: <none>

XDCB-5#62 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '99' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_2/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc (Line: 34)
Related violations: <none>

XDCB-5#63 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0]/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '144' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/b2000t_c2c_bram_axi_chip2chip_0_0_clocks.xdc (Line: 3)
Related violations: <none>

XDCB-5#64 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*/*fifo_reset_reg/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '7' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/b2000t_c2c_bram_axi_chip2chip_0_0.xdc (Line: 69)
Related violations: <none>

XDCB-5#65 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*/*rstblk*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '5' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/b2000t_c2c_bram_axi_chip2chip_0_0.xdc (Line: 67)
Related violations: <none>

XDCB-5#66 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*/*sync_reset*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '8' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/b2000t_c2c_bram_axi_chip2chip_0_0.xdc (Line: 70)
Related violations: <none>

XDCB-5#67 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME=~*slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/axi_chip2chip_sync_cell_inst/sync_flop_0_reg*[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '4' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_axi_chip2chip_0_0/b2000t_c2c_bram_axi_chip2chip_0_0.xdc (Line: 65)
Related violations: <none>

XDCB-5#68 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i*b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i*b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '15' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0.xdc (Line: 76)
Related violations: <none>

XDCB-5#69 Warning
Runtime inefficient way to find pin objects  
The option 'objects : [get_pins -hier -filter name=~*b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i*b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i*b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK]' of constraint 'create_clock' uses inefficient query to find pin objects (see constraint position '14' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_aurora_64b66b_0_0/b2000t_c2c_bram_aurora_64b66b_0_0.xdc (Line: 73)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 [get_ports CLK_IN1_D_clk_p] (Source: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/constrs_1/new/b2000t_c2c_bram.xdc (Line: 40))
Previous: create_clock -period 10.000 [get_ports CLK_IN1_D_clk_p] (Source: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_clk_wiz_0/b2000t_c2c_bram_clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 [get_ports CLK_IN1_D_clk_p] (Source: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/constrs_1/new/b2000t_c2c_bram.xdc (Line: 40))
Previous: create_clock -period 10.000 [get_ports CLK_IN1_D_clk_p] (Source: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram_2017.1/2000t_c2c_bram_20171/2000t_c2c_bram_20171.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_clk_wiz_0/b2000t_c2c_bram_clk_wiz_0.xdc (Line: 56))
Related violations: <none>


