Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/ise/Virtual_Machine_Shared_Folder/PDS_project_pipeline_processor/Pipeline_processor/Data_Memory_test_isim_beh.exe" -prj "/home/ise/Virtual_Machine_Shared_Folder/PDS_project_pipeline_processor/Pipeline_processor/Data_Memory_test_beh.prj" "work.Data_Memory_test" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Virtual_Machine_Shared_Folder/PDS_project_pipeline_processor/Pipeline_processor/Baud_Generator.v" into library work
Analyzing Verilog file "/home/ise/Virtual_Machine_Shared_Folder/PDS_project_pipeline_processor/Pipeline_processor/UART_Transmitter.v" into library work
Analyzing Verilog file "/home/ise/Virtual_Machine_Shared_Folder/PDS_project_pipeline_processor/Pipeline_processor/Data_Memory.v" into library work
Analyzing Verilog file "/home/ise/Virtual_Machine_Shared_Folder/PDS_project_pipeline_processor/Pipeline_processor/Data_Memory_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94936 KB
Fuse CPU Usage: 1750 ms
Compiling module Baud_Generator_default
Compiling module UART_Transmitter
Compiling module Data_Memory
Compiling module Data_Memory_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/ise/Virtual_Machine_Shared_Folder/PDS_project_pipeline_processor/Pipeline_processor/Data_Memory_test_isim_beh.exe
Fuse Memory Usage: 98096 KB
Fuse CPU Usage: 1800 ms
GCC CPU Usage: 300 ms
