INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/IR2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/decode5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode5
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/mem_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/reg_File.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_File
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/reg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/PC2reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC2reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PC.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/mux_3_1.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/mux_2_1.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/IR3.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IR3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/instMem.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/inc4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inc4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/decode4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/decode3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decode3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/dataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/branchLogic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity branchLogic
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/top_src.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_src
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL_Projects/PipelinedSRC/PipelinedSRC.srcs/sources_1/new/tb_top_src.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_top_src
