#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jan 22 11:43:32 2025
# Process ID: 13180
# Current directory: D:/Datos/Universidad/4.Cuarto/SED/LAB/TRABAJOFINAL_VHDL/PEAJE_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22916 D:\Datos\Universidad\4.Cuarto\SED\LAB\TRABAJOFINAL_VHDL\PEAJE_FINAL\PEAJE_FINAL.xpr
# Log file: D:/Datos/Universidad/4.Cuarto/SED/LAB/TRABAJOFINAL_VHDL/PEAJE_FINAL/vivado.log
# Journal file: D:/Datos/Universidad/4.Cuarto/SED/LAB/TRABAJOFINAL_VHDL/PEAJE_FINAL\vivado.jou
# Running On        :LAPTOP-H28DHHSO
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :1498 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8368 MB
# Swap memory       :15841 MB
# Total Virtual     :24210 MB
# Available Virtual :8997 MB
#-----------------------------------------------------------
start_gui
open_project D:/Datos/Universidad/4.Cuarto/SED/LAB/TRABAJOFINAL_VHDL/PEAJE_FINAL/PEAJE_FINAL.xpr
update_compile_order -fileset sources_1
close [ open D:/Datos/Universidad/4.Cuarto/SED/LAB/TRABAJOFINAL_VHDL/PEAJE_FINAL/PEAJE_FINAL.srcs/sources_1/new/DIGITAL.vhd w ]
add_files D:/Datos/Universidad/4.Cuarto/SED/LAB/TRABAJOFINAL_VHDL/PEAJE_FINAL/PEAJE_FINAL.srcs/sources_1/new/DIGITAL.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Datos/Universidad/4.Cuarto/SED/LAB/TRABAJOFINAL_VHDL/PEAJE_FINAL/PEAJE_FINAL.srcs/sim_1/new/TB_DIGITAL.vhd w ]
add_files -fileset sim_1 D:/Datos/Universidad/4.Cuarto/SED/LAB/TRABAJOFINAL_VHDL/PEAJE_FINAL/PEAJE_FINAL.srcs/sim_1/new/TB_DIGITAL.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
source TOP.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Datos/Universidad/4.Cuarto/SED/LAB/TRABAJOFINAL_VHDL/PEAJE_FINAL/PEAJE_FINAL.srcs/sim_1/new/TB_TOP.vhd w ]
add_files -fileset sim_1 D:/Datos/Universidad/4.Cuarto/SED/LAB/TRABAJOFINAL_VHDL/PEAJE_FINAL/PEAJE_FINAL.srcs/sim_1/new/TB_TOP.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
