#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue May  3 17:31:42 2022
# Process ID: 12220
# Current directory: C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24104 C:\git\aes_engine\aes_offload\imp\code\vendor\aes_engine_fifo\aes_engine_fifo.xpr
# Log file: C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo/vivado.log
# Journal file: C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo\vivado.jou
# Running On: EUL10-797V3J3, OS: Windows, CPU Frequency: 1690 MHz, CPU Physical cores: 4, Host memory: 33723 MB
#-----------------------------------------------------------
start_gui
open_project C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo/aes_engine_fifo.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1445.996 ; gain = 0.000
update_compile_order -fileset sources_1
report_compile_order -used_in simulation
INFO: [Vivado 12-3442] The output from report_compile_order is primarily targeted for human readability and ease of use. The 'get_files' command, with the -compile_order and -used_in options, produces this same information in a format that is better suited for automated scripts.
Source compile order for 'simulation' with fileset 'sim_1' in source management mode 'All' and simulation language 'VHDL':
Index  File Name                          Used_In  File_Type  Library         Ngc Wrapper  Full Path Name
-----  ---------------------------------  -------  ---------  --------------  -----------  -------------------------------------------------------------------------------------------------------------------------------------------------
1      axis_data_fifo_0_sim_netlist.vhdl  Sim      VHDL       xil_defaultlib  No           c:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo/aes_engine_fifo.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_sim_netlist.vhdl


Missing instances for 'simulation' with fileset 'sim_1':
Index  Instance Path  File Path  Line
-----  -------------  ---------  ----
< empty >


----------------------------------------------------------
| Compile Order for Out-of-Context BlockSet: 'axis_data_fifo_0'
| Top Module:                                'axis_data_fifo_0'
----------------------------------------------------------

Source compile order for 'simulation' with fileset 'axis_data_fifo_0' in source management mode 'All' and simulation language 'VHDL':
Index  File Name                          Used_In  File_Type  Library         Ngc Wrapper  Full Path Name
-----  ---------------------------------  -------  ---------  --------------  -----------  -------------------------------------------------------------------------------------------------------------------------------------------------
1      axis_data_fifo_0_sim_netlist.vhdl  Sim      VHDL       xil_defaultlib  No           c:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo/aes_engine_fifo.gen/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0_sim_netlist.vhdl


compile_simlib -simulator modelsim -simulator_exec_path {C:/modelsim_dlx64_2021.3/win64pe} -family all -language all -library unisim -dir {C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo/aes_engine_fifo.cache/compile_simlib/modelsim} -force
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
....................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 584 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
ERROR: [Vivado 12-3754] Failed to find the 'modelsim' simulator executable. Make sure to set the 'modelsim' installation environment and retry this command to compile the libraries for this simulator. For more information on tool setup refer 'modelsim' user guide.
Library compilation for 'modelsim' ignored.
compile_simlib: Time (s): cpu = 00:01:22 ; elapsed = 00:01:43 . Memory (MB): peak = 1445.996 ; gain = 0.000
ERROR: [Common 17-39] 'compile_simlib' failed due to earlier errors.
compile_simlib -simulator modelsim -simulator_exec_path {C:/modelsim_dlx64_2021.3/win64pe} -family all -language all -library unisim -dir {C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo/aes_engine_fifo.cache/compile_simlib/modelsim} -force
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
...............................................................INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'ipx::open_core' was cancelled
INFO: [Common 17-344] 'setup_ip_static_library' was cancelled
compile_simlib: Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 1446.793 ; gain = 0.797
INFO: [Common 17-344] 'compile_simlib' was cancelled
compile_simlib -simulator modelsim -simulator_exec_path {C:/modelsim_dlx64_2021.3/win64pe} -family all -language all -library unisim -dir {C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo/aes_engine_fifo.cache/compile_simlib/modelsim} -force
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
....................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 584 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
ERROR: [Vivado 12-3754] Failed to find the 'modelsim' simulator executable. Make sure to set the 'modelsim' installation environment and retry this command to compile the libraries for this simulator. For more information on tool setup refer 'modelsim' user guide.
Library compilation for 'modelsim' ignored.
compile_simlib: Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1485.617 ; gain = 38.824
ERROR: [Common 17-39] 'compile_simlib' failed due to earlier errors.
compile_simlib -simulator modelsim -simulator_exec_path {C:/modelsim_dlx64_2021.3/win64pe} -family all -language all -library unisim -dir {C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo/aes_engine_fifo.cache/compile_simlib/modelsim} -force
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
....................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 584 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
ERROR: [Vivado 12-3754] Failed to find the 'modelsim' simulator executable. Make sure to set the 'modelsim' installation environment and retry this command to compile the libraries for this simulator. For more information on tool setup refer 'modelsim' user guide.
Library compilation for 'modelsim' ignored.
compile_simlib: Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1541.570 ; gain = 55.953
ERROR: [Common 17-39] 'compile_simlib' failed due to earlier errors.
set_property target_simulator ModelSim [current_project]
set_property simulator_language Mixed [current_project]
compile_simlib -simulator modelsim -simulator_exec_path {C:/modelsim_dlx64_2021.3/win64pe} -family all -language all -library unisim -dir {C:/git/aes_engine/aes_offload/imp/code/vendor/aes_engine_fifo/aes_engine_fifo.cache/compile_simlib/modelsim} -force
The application has run out of memory
