<profile>

<section name = "Vitis HLS Report for 'viterbi_Pipeline_L_end'" level="0">
<item name = "Date">Sat Apr  5 07:04:40 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.983 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">68, 68, 0.340 us, 0.340 us, 68, 68, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L_end">66, 66, 5, 1, 1, 63, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 197, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 433, 64, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln40_fu_128_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln41_fu_118_p2">+, 0, 0, 21, 14, 14</column>
<column name="and_ln42_1_fu_223_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln42_fu_217_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln40_fu_108_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln42_1_fu_188_p2">icmp, 0, 0, 24, 52, 1</column>
<column name="icmp_ln42_2_fu_194_p2">icmp, 0, 0, 11, 11, 2</column>
<column name="icmp_ln42_3_fu_200_p2">icmp, 0, 0, 24, 52, 1</column>
<column name="icmp_ln42_fu_182_p2">icmp, 0, 0, 11, 11, 2</column>
<column name="or_ln42_1_fu_213_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln42_fu_209_p2">or, 0, 0, 2, 1, 1</column>
<column name="min_p_3_fu_229_p3">select, 0, 0, 63, 1, 64</column>
<column name="min_s_4_fu_238_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_min_p_1_load">9, 2, 64, 128</column>
<column name="ap_sig_allocacmp_s">9, 2, 7, 14</column>
<column name="min_p_1_fu_48">9, 2, 64, 128</column>
<column name="min_s_1_fu_56">9, 2, 7, 14</column>
<column name="min_s_fu_52">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln41_reg_286">14, 0, 14, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="icmp_ln40_reg_282">1, 0, 1, 0</column>
<column name="icmp_ln42_1_reg_319">1, 0, 1, 0</column>
<column name="icmp_ln42_2_reg_324">1, 0, 1, 0</column>
<column name="icmp_ln42_3_reg_329">1, 0, 1, 0</column>
<column name="icmp_ln42_reg_314">1, 0, 1, 0</column>
<column name="min_p_1_fu_48">64, 0, 64, 0</column>
<column name="min_p_1_load_reg_308">64, 0, 64, 0</column>
<column name="min_s_1_fu_56">7, 0, 7, 0</column>
<column name="min_s_fu_52">8, 0, 8, 0</column>
<column name="p_reg_301">64, 0, 64, 0</column>
<column name="p_reg_301_pp0_iter3_reg">64, 0, 64, 0</column>
<column name="trunc_ln42_2_reg_291">6, 0, 6, 0</column>
<column name="icmp_ln40_reg_282">64, 32, 1, 0</column>
<column name="trunc_ln42_2_reg_291">64, 32, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="grp_fu_167_p_din0">out, 64, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="grp_fu_167_p_din1">out, 64, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="grp_fu_167_p_opcode">out, 5, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="grp_fu_167_p_dout0">in, 1, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="grp_fu_167_p_ce">out, 1, ap_ctrl_hs, viterbi_Pipeline_L_end, return value</column>
<column name="min_p">in, 64, ap_none, min_p, scalar</column>
<column name="llike_address0">out, 14, ap_memory, llike, array</column>
<column name="llike_ce0">out, 1, ap_memory, llike, array</column>
<column name="llike_q0">in, 64, ap_memory, llike, array</column>
<column name="min_s_out">out, 8, ap_vld, min_s_out, pointer</column>
<column name="min_s_out_ap_vld">out, 1, ap_vld, min_s_out, pointer</column>
</table>
</item>
</section>
</profile>
