{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394509761973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394509761976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 09:19:21 2014 " "Processing started: Tue Mar 11 09:19:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394509761976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394509761976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GLCD -c GLCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off GLCD -c GLCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394509761977 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394509762289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GLCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GLCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GLCD-main " "Found design unit 1: GLCD-main" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394509763078 ""} { "Info" "ISGN_ENTITY_NAME" "1 GLCD " "Found entity 1: GLCD" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1394509763078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1394509763078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GLCD " "Elaborating entity \"GLCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1394509763202 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_clk GLCD.vhd(39) " "VHDL Process Statement warning at GLCD.vhd(39): signal \"lcd_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763206 "|GLCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lcd_clk GLCD.vhd(34) " "VHDL Process Statement warning at GLCD.vhd(34): inferring latch(es) for signal or variable \"lcd_clk\", which holds its previous value in one or more paths through the process" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394509763208 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST GLCD.vhd(48) " "VHDL Process Statement warning at GLCD.vhd(48): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763208 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sending GLCD.vhd(50) " "VHDL Process Statement warning at GLCD.vhd(50): signal \"sending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763208 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sending GLCD.vhd(52) " "VHDL Process Statement warning at GLCD.vhd(52): signal \"sending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763208 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR GLCD.vhd(75) " "VHDL Process Statement warning at GLCD.vhd(75): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763210 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR GLCD.vhd(78) " "VHDL Process Statement warning at GLCD.vhd(78): signal \"WR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763210 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writing GLCD.vhd(78) " "VHDL Process Statement warning at GLCD.vhd(78): signal \"writing\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763210 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_IN GLCD.vhd(80) " "VHDL Process Statement warning at GLCD.vhd(80): signal \"DATA_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763210 "|GLCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "step GLCD.vhd(45) " "VHDL Process Statement warning at GLCD.vhd(45): inferring latch(es) for signal or variable \"step\", which holds its previous value in one or more paths through the process" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394509763211 "|GLCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "send GLCD.vhd(45) " "VHDL Process Statement warning at GLCD.vhd(45): inferring latch(es) for signal or variable \"send\", which holds its previous value in one or more paths through the process" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394509763211 "|GLCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch GLCD.vhd(45) " "VHDL Process Statement warning at GLCD.vhd(45): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394509763211 "|GLCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RS GLCD.vhd(45) " "VHDL Process Statement warning at GLCD.vhd(45): inferring latch(es) for signal or variable \"RS\", which holds its previous value in one or more paths through the process" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394509763211 "|GLCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writing GLCD.vhd(45) " "VHDL Process Statement warning at GLCD.vhd(45): inferring latch(es) for signal or variable \"writing\", which holds its previous value in one or more paths through the process" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394509763211 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sending GLCD.vhd(91) " "VHDL Process Statement warning at GLCD.vhd(91): signal \"sending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763212 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "send GLCD.vhd(91) " "VHDL Process Statement warning at GLCD.vhd(91): signal \"send\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763212 "|GLCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latch GLCD.vhd(92) " "VHDL Process Statement warning at GLCD.vhd(92): signal \"latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1394509763212 "|GLCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA_OUT GLCD.vhd(89) " "VHDL Process Statement warning at GLCD.vhd(89): inferring latch(es) for signal or variable \"DATA_OUT\", which holds its previous value in one or more paths through the process" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1394509763212 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[0\] GLCD.vhd(89) " "Inferred latch for \"DATA_OUT\[0\]\" at GLCD.vhd(89)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763214 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[1\] GLCD.vhd(89) " "Inferred latch for \"DATA_OUT\[1\]\" at GLCD.vhd(89)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763214 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[2\] GLCD.vhd(89) " "Inferred latch for \"DATA_OUT\[2\]\" at GLCD.vhd(89)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763214 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[3\] GLCD.vhd(89) " "Inferred latch for \"DATA_OUT\[3\]\" at GLCD.vhd(89)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763214 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[4\] GLCD.vhd(89) " "Inferred latch for \"DATA_OUT\[4\]\" at GLCD.vhd(89)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763214 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[5\] GLCD.vhd(89) " "Inferred latch for \"DATA_OUT\[5\]\" at GLCD.vhd(89)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763214 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[6\] GLCD.vhd(89) " "Inferred latch for \"DATA_OUT\[6\]\" at GLCD.vhd(89)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763214 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT\[7\] GLCD.vhd(89) " "Inferred latch for \"DATA_OUT\[7\]\" at GLCD.vhd(89)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763215 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writing GLCD.vhd(45) " "Inferred latch for \"writing\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763215 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS GLCD.vhd(45) " "Inferred latch for \"RS\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763215 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] GLCD.vhd(45) " "Inferred latch for \"latch\[0\]\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763215 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] GLCD.vhd(45) " "Inferred latch for \"latch\[1\]\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763215 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] GLCD.vhd(45) " "Inferred latch for \"latch\[2\]\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763216 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] GLCD.vhd(45) " "Inferred latch for \"latch\[3\]\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763216 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] GLCD.vhd(45) " "Inferred latch for \"latch\[4\]\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763216 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] GLCD.vhd(45) " "Inferred latch for \"latch\[5\]\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763216 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] GLCD.vhd(45) " "Inferred latch for \"latch\[6\]\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763216 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] GLCD.vhd(45) " "Inferred latch for \"latch\[7\]\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763216 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send GLCD.vhd(45) " "Inferred latch for \"send\" at GLCD.vhd(45)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763217 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[0\] GLCD.vhd(48) " "Inferred latch for \"step\[0\]\" at GLCD.vhd(48)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763217 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[1\] GLCD.vhd(48) " "Inferred latch for \"step\[1\]\" at GLCD.vhd(48)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763217 "|GLCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "step\[2\] GLCD.vhd(48) " "Inferred latch for \"step\[2\]\" at GLCD.vhd(48)" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1394509763217 "|GLCD"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RS\$latch " "Latch RS\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[2\] " "Ports D and ENA on the latch are fed by the same signal step\[2\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763769 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writing " "Latch writing has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WR " "Ports D and ENA on the latch are fed by the same signal WR" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763769 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[2\] " "Latch step\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[2\] " "Ports D and ENA on the latch are fed by the same signal step\[2\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763769 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "send " "Latch send has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EN~0 " "Ports D and ENA on the latch are fed by the same signal EN~0" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763769 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latch\[0\] " "Latch latch\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[2\] " "Ports D and ENA on the latch are fed by the same signal step\[2\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763770 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latch\[1\] " "Latch latch\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[2\] " "Ports D and ENA on the latch are fed by the same signal step\[2\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763770 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latch\[2\] " "Latch latch\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[2\] " "Ports D and ENA on the latch are fed by the same signal step\[2\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763770 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latch\[3\] " "Latch latch\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[0\] " "Ports D and ENA on the latch are fed by the same signal step\[0\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763770 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latch\[4\] " "Latch latch\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[2\] " "Ports D and ENA on the latch are fed by the same signal step\[2\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763770 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latch\[5\] " "Latch latch\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[2\] " "Ports D and ENA on the latch are fed by the same signal step\[2\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763770 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latch\[6\] " "Latch latch\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[2\] " "Ports D and ENA on the latch are fed by the same signal step\[2\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763771 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latch\[7\] " "Latch latch\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[2\] " "Ports D and ENA on the latch are fed by the same signal step\[2\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763771 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[0\] " "Latch step\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[0\] " "Ports D and ENA on the latch are fed by the same signal step\[0\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763771 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "step\[1\] " "Latch step\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step\[0\] " "Ports D and ENA on the latch are fed by the same signal step\[0\]" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1394509763771 ""}  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1394509763771 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394509763799 "|GLCD|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS1 VCC " "Pin \"CS1\" is stuck at VCC" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394509763799 "|GLCD|CS1"} { "Warning" "WMLS_MLS_STUCK_PIN" "CS2 GND " "Pin \"CS2\" is stuck at GND" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1394509763799 "|GLCD|CS2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1394509763799 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394509764073 "|GLCD|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1394509764073 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1394509764073 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1394509764073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1394509764073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1394509764073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394509765202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 09:19:25 2014 " "Processing ended: Tue Mar 11 09:19:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394509765202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394509765202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394509765202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394509765202 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394509770248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394509770249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 09:19:27 2014 " "Processing started: Tue Mar 11 09:19:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394509770249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1394509770249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off GLCD -c GLCD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off GLCD -c GLCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1394509770250 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1394509770353 ""}
{ "Info" "0" "" "Project  = GLCD" {  } {  } 0 0 "Project  = GLCD" 0 0 "Fitter" 0 0 1394509770374 ""}
{ "Info" "0" "" "Revision = GLCD" {  } {  } 0 0 "Revision = GLCD" 0 0 "Fitter" 0 0 1394509770375 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1394509770512 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "GLCD 5M1270ZT144A5 " "Selected device 5M1270ZT144A5 for design \"GLCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1394509770517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1394509770737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1394509770737 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1394509771094 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1394509771195 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144A5 " "Device 5M240ZT144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1394509771635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144A5 " "Device 5M570ZT144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1394509771635 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1394509771635 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 25 " "No exact pin location assignment(s) for 19 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[0\] " "Pin DATA_OUT\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_OUT[0] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[1\] " "Pin DATA_OUT\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_OUT[1] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[2\] " "Pin DATA_OUT\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_OUT[2] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[3\] " "Pin DATA_OUT\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_OUT[3] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[4\] " "Pin DATA_OUT\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_OUT[4] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[5\] " "Pin DATA_OUT\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_OUT[5] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[6\] " "Pin DATA_OUT\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_OUT[6] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[7\] " "Pin DATA_OUT\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_OUT[7] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 89 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUSY " "Pin BUSY not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { BUSY } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 19 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { RST } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 17 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Pin WR not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { WR } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 16 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[0\] " "Pin DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_IN[0] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[1\] " "Pin DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_IN[1] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[2\] " "Pin DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_IN[2] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[3\] " "Pin DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_IN[3] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[4\] " "Pin DATA_IN\[4\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_IN[4] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[5\] " "Pin DATA_IN\[5\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_IN[5] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[6\] " "Pin DATA_IN\[6\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_IN[6] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[7\] " "Pin DATA_IN\[7\] not assigned to an exact location on the device" {  } { { "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/src/altera/13.1/quartus/linux64/pin_planner.ppl" { DATA_IN[7] } } } { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 15 -1 0 } } { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1394509771726 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1394509771726 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1394509772174 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GLCD.sdc " "Synopsys Design Constraints File file not found: 'GLCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1394509772193 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1394509772203 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "process_2~0\|combout " "Node \"process_2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394509772207 ""} { "Warning" "WSTA_SCC_NODE" "process_2~0\|datad " "Node \"process_2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394509772207 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1394509772207 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "send send " "Clock target send of clock send is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1394509772208 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1394509772216 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1394509772216 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1394509772217 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1394509772217 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         send " "   1.000         send" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1394509772217 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1394509772217 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1394509772235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1394509772236 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1394509772249 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "process_2~0 Global clock " "Automatically promoted some destinations of signal \"process_2~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "EN " "Destination \"EN\" may be non-global or may not use global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 11 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1394509772271 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RS~4 " "Destination \"RS~4\" may be non-global or may not use global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1394509772271 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "process_2~0 " "Destination \"process_2~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1394509772271 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "step\[1\]~4 " "Destination \"step\[1\]~4\" may be non-global or may not use global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1394509772271 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "send~0 " "Destination \"send~0\" may be non-global or may not use global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1394509772271 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RS~6 " "Destination \"RS~6\" may be non-global or may not use global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1394509772271 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "writing~5 " "Destination \"writing~5\" may be non-global or may not use global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1394509772271 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "latch\[3\]~8 " "Destination \"latch\[3\]~8\" may be non-global or may not use global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1394509772271 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "step\[0\]~5 " "Destination \"step\[0\]~5\" may be non-global or may not use global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1394509772271 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "send " "Destination \"send\" may be non-global or may not use global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 25 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1394509772271 ""}  } { { "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/src/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { process_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1394509772271 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "latch\[0\]~6 Global clock " "Automatically promoted signal \"latch\[0\]~6\" to use Global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 45 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1394509772280 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "RS~6 Global clock " "Automatically promoted signal \"RS~6\" to use Global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 9 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1394509772280 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "step\[1\]~4 Global clock " "Automatically promoted signal \"step\[1\]~4\" to use Global clock" {  } { { "GLCD.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/GLCD.vhd" 48 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1394509772280 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1394509772281 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1394509772300 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1394509772319 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1394509772330 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1394509772331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1394509772331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1394509772331 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 10 9 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 10 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1394509772333 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1394509772333 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1394509772333 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1394509772334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1394509772334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 4 25 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1394509772334 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 28 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1394509772334 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1394509772334 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1394509772334 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button1 " "Node \"button1\" is assigned to location or region, but does not exist in design" {  } { { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "button1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394509772430 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button2 " "Node \"button2\" is assigned to location or region, but does not exist in design" {  } { { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "button2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394509772430 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcdData\[0\] " "Node \"lcdData\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcdData\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394509772430 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcdData\[1\] " "Node \"lcdData\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcdData\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394509772430 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcdData\[2\] " "Node \"lcdData\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcdData\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394509772430 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcdData\[3\] " "Node \"lcdData\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcdData\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394509772430 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcdData\[4\] " "Node \"lcdData\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcdData\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394509772430 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcdData\[5\] " "Node \"lcdData\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcdData\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394509772430 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcdData\[6\] " "Node \"lcdData\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcdData\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394509772430 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcdData\[7\] " "Node \"lcdData\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/src/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcdData\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1394509772430 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1394509772430 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394509772431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1394509772970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394509773103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1394509773143 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1394509773799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394509773799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1394509773833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1394509774150 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1394509774150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394509774468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1394509774469 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1394509774469 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1394509774484 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1394509774494 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1394509774514 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1394509774515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/singularity/GIT/2D-Mapping-VHDL/GLCD/output_files/GLCD.fit.smsg " "Generated suppressed messages file /home/singularity/GIT/2D-Mapping-VHDL/GLCD/output_files/GLCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1394509774714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394509774740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 09:19:34 2014 " "Processing ended: Tue Mar 11 09:19:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394509774740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394509774740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394509774740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1394509774740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1394509780772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394509780775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 09:19:40 2014 " "Processing started: Tue Mar 11 09:19:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394509780775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1394509780775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off GLCD -c GLCD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off GLCD -c GLCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1394509780776 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1394509781364 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1394509781398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394509781852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 09:19:41 2014 " "Processing ended: Tue Mar 11 09:19:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394509781852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394509781852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394509781852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1394509781852 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1394509782062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1394509785959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394509785965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 09:19:45 2014 " "Processing started: Tue Mar 11 09:19:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394509785965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394509785965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta GLCD -c GLCD " "Command: quartus_sta GLCD -c GLCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394509785967 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1394509786034 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1394509786257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1394509786351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1394509786351 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1394509786481 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1394509786739 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1394509786790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "GLCD.sdc " "Synopsys Design Constraints File file not found: 'GLCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1394509786816 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1394509786816 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name send send " "create_clock -period 1.000 -name send send" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786820 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786820 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "process_2~0\|combout " "Node \"process_2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394509786821 ""} { "Warning" "WSTA_SCC_NODE" "process_2~0\|datad " "Node \"process_2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1394509786821 ""}  } {  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1394509786821 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "send send " "Clock target send of clock send is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1394509786821 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1394509786824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1394509786835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.707 " "Worst-case setup slack is -4.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.707             -75.005 send  " "   -4.707             -75.005 send " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394509786836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.460 " "Worst-case hold slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 send  " "    0.460               0.000 send " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394509786837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1394509786838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1394509786839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 send  " "    0.500               0.000 send " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1394509786840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1394509786840 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1394509786893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1394509786922 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1394509786929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394509787006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 09:19:47 2014 " "Processing ended: Tue Mar 11 09:19:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394509787006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394509787006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394509787006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394509787006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1394509792223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1394509792225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 09:19:51 2014 " "Processing started: Tue Mar 11 09:19:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1394509792225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1394509792225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off GLCD -c GLCD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off GLCD -c GLCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1394509792226 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "GLCD.vho GLCD_vhd.sdo /home/singularity/GIT/2D-Mapping-VHDL/GLCD/simulation/modelsim/ simulation " "Generated files \"GLCD.vho\" and \"GLCD_vhd.sdo\" in directory \"/home/singularity/GIT/2D-Mapping-VHDL/GLCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1394509792896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1394509793018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 09:19:53 2014 " "Processing ended: Tue Mar 11 09:19:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1394509793018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1394509793018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1394509793018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394509793018 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus II Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1394509793223 ""}
