
---------- Begin Simulation Statistics ----------
final_tick                               1039514309000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71637                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701576                       # Number of bytes of host memory used
host_op_rate                                    71871                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15437.08                       # Real time elapsed on the host
host_tick_rate                               67338786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105858766                       # Number of instructions simulated
sim_ops                                    1109484137                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.039514                       # Number of seconds simulated
sim_ticks                                1039514309000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.755908                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              145229114                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           169351730                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13214383                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        231381685                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21992671                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22121011                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          128340                       # Number of indirect misses.
system.cpu0.branchPred.lookups              296017944                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1862851                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811471                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8931045                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260688149                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35236320                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441395                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      134324673                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050775881                       # Number of instructions committed
system.cpu0.commit.committedOps            1052589876                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1855472061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.567290                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389172                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1365906748     73.62%     73.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    291438041     15.71%     89.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68429356      3.69%     93.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62376898      3.36%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19705068      1.06%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3465175      0.19%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3275463      0.18%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5638992      0.30%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35236320      1.90%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1855472061                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858138                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015967011                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326223024                       # Number of loads committed
system.cpu0.commit.membars                    3625349                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625358      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583929150     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328034483     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127159396     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052589876                       # Class of committed instruction
system.cpu0.commit.refs                     455193914                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050775881                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052589876                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.974513                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.974513                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            313248059                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4291769                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142370098                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1213056511                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               709306883                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                839090418                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8945372                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14090959                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7406209                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  296017944                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                209921821                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1160788184                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4818667                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1248079866                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          195                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26457478                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142675                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         703979686                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         167221785                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.601551                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1877996941                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.667630                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907410                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               989882352     52.71%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               655526787     34.91%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               140380934      7.48%     95.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68629804      3.65%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11901931      0.63%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8059009      0.43%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1692839      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816552      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106733      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1877996941                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      31                       # number of floating regfile writes
system.cpu0.idleCycles                      196773831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9033167                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               276488077                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.555845                       # Inst execution rate
system.cpu0.iew.exec_refs                   514300084                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 142767272                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              261270394                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            379989965                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3584960                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3836184                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           147748523                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1186898717                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371532812                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5989345                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1153251704                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2075368                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3339004                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8945372                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7141060                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       104014                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20967595                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        42526                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14684                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7333643                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     53766941                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18777633                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14684                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1160887                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7872280                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                491018508                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1140609168                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.847695                       # average fanout of values written-back
system.cpu0.iew.wb_producers                416233944                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549752                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1140758153                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1407446804                       # number of integer regfile reads
system.cpu0.int_regfile_writes              729448480                       # number of integer regfile writes
system.cpu0.ipc                              0.506454                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506454                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626864      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            629284156     54.28%     54.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036109      0.69%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811601      0.16%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           375122020     32.36%     87.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141360234     12.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1159241050                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     69                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                135                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           65                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                67                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2221793                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001917                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 415477     18.70%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1590455     71.58%     90.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               215858      9.72%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1157835910                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4198818826                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1140609103                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1321221068                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1176150927                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1159241050                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10747790                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      134308837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           118128                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5306395                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     45413336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1877996941                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.617275                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820002                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1038237149     55.28%     55.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          585537667     31.18%     86.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          205735378     10.96%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37406437      1.99%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7054724      0.38%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2900229      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             722477      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             264627      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             138253      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1877996941                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.558732                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26357128                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5009433                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           379989965                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          147748523                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1515                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2074770772                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4258470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              280767764                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670632354                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10832207                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               719742642                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8934196                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                30008                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1464950914                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1201105164                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          773120077                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                833990756                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12677905                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8945372                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             34240794                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102487718                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1464950858                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        309613                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4703                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26961131                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4702                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3007131206                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2396375591                       # The number of ROB writes
system.cpu0.timesIdled                       21715470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1471                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.186333                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9594019                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10079198                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1921406                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18689414                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            320935                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         462086                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          141151                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20381261                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4751                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1123262                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203570                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1320980                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434271                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22234967                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55082885                       # Number of instructions committed
system.cpu1.commit.committedOps              56894261                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    326725642                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174135                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.831371                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    303694183     92.95%     92.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11283078      3.45%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3593894      1.10%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3639060      1.11%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1006680      0.31%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       353810      0.11%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1695094      0.52%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       138863      0.04%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1320980      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    326725642                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502656                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52980012                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16126849                       # Number of loads committed
system.cpu1.commit.membars                    3622525                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622525      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32015370     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938047     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318178      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56894261                       # Class of committed instruction
system.cpu1.commit.refs                      21256237                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55082885                       # Number of Instructions Simulated
system.cpu1.committedOps                     56894261                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.003463                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.003463                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            286307177                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               804566                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8653120                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86670744                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10656311                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27399677                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1123910                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1161621                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4797815                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20381261                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9269049                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    317795135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                87209                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     100360765                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3844108                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061633                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10567690                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9914954                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.303491                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         330284890                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315922                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.826060                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               272249377     82.43%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30427555      9.21%     91.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16621388      5.03%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6633525      2.01%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1896115      0.57%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1559689      0.47%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  893719      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      96      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3426      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           330284890                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         403172                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1189432                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14788610                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195169                       # Inst execution rate
system.cpu1.iew.exec_refs                    22518288                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5224318                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              247799714                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22459999                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719790                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2131061                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7147386                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79121770                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17293970                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           792204                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64540106                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1931196                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1484027                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1123910                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5181202                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19119                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          340233                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10001                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          741                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2910                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6333150                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2017998                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           741                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       204236                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985196                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37973126                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64112864                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842779                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 32002951                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193877                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64129904                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80604578                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42591295                       # number of integer regfile writes
system.cpu1.ipc                              0.166571                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166571                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622628      5.54%      5.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39045759     59.76%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19236727     29.44%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3427053      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65332310                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1938348                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029669                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 347671     17.94%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1434030     73.98%     91.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               156644      8.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63648015                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         463006675                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64112852                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101349852                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70963571                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65332310                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158199                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22227508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           118844                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723928                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14766906                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    330284890                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197806                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.660485                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          290419834     87.93%     87.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26317537      7.97%     95.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7066912      2.14%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2929987      0.89%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2509372      0.76%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             420738      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             442352      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             129566      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              48592      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      330284890                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.197565                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16119864                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1937270                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22459999                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7147386                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       330688062                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1748331329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              265368823                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37999424                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10644818                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13181331                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1461481                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                21488                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102790333                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83502865                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56216199                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28076147                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9108763                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1123910                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22511085                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18216775                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102790321                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23594                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               596                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23315003                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   404533682                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161823450                       # The number of ROB writes
system.cpu1.timesIdled                          15071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3034949                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10739                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3327576                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10268364                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6376412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12712217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       173711                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        42683                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64221012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4746511                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128424363                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4789194                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3850907                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2827083                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3508619                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              374                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2524827                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2524821                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3850907                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           126                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19087945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19087945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    588979904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               588979904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              548                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6376515                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6376515    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6376515                       # Request fanout histogram
system.membus.respLayer1.occupancy        33513117870                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25865600861                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       532309250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   442738956.181198                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      7498500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1036667500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1037385072000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2129237000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    181670559                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       181670559                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    181670559                       # number of overall hits
system.cpu0.icache.overall_hits::total      181670559                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28251262                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28251262                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28251262                       # number of overall misses
system.cpu0.icache.overall_misses::total     28251262                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 395874828496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 395874828496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 395874828496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 395874828496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    209921821                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    209921821                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    209921821                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    209921821                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134580                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134580                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134580                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134580                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14012.642285                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14012.642285                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14012.642285                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14012.642285                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2857                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.019608                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26432117                       # number of writebacks
system.cpu0.icache.writebacks::total         26432117                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1819109                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1819109                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1819109                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1819109                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26432153                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26432153                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26432153                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26432153                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 352236712998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 352236712998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 352236712998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 352236712998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125914                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125914                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125914                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125914                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13326.069692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13326.069692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13326.069692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13326.069692                       # average overall mshr miss latency
system.cpu0.icache.replacements              26432117                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    181670559                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      181670559                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28251262                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28251262                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 395874828496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 395874828496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    209921821                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    209921821                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134580                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134580                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14012.642285                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14012.642285                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1819109                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1819109                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26432153                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26432153                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 352236712998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 352236712998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125914                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125914                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13326.069692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13326.069692                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          208102476                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26432119                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.873091                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        446275793                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       446275793                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    420389656                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       420389656                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    420389656                       # number of overall hits
system.cpu0.dcache.overall_hits::total      420389656                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49608516                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49608516                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49608516                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49608516                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1207684581795                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1207684581795                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1207684581795                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1207684581795                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    469998172                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    469998172                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    469998172                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    469998172                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105550                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105550                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105550                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105550                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24344.299712                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24344.299712                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24344.299712                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24344.299712                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5617691                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       290985                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           128260                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3915                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.799244                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.325670                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35962283                       # number of writebacks
system.cpu0.dcache.writebacks::total         35962283                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14396448                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14396448                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14396448                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14396448                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35212068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35212068                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35212068                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35212068                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 624205759869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 624205759869                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 624205759869                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 624205759869                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074920                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074920                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074920                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074920                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17727.040623                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17727.040623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17727.040623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17727.040623                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35962283                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    303798805                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      303798805                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39043043                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39043043                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 785189723500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 785189723500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    342841848                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    342841848                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113881                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113881                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20110.874132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20110.874132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8509470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8509470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30533573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30533573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 468221927500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 468221927500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089060                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089060                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15334.658918                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15334.658918                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116590851                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116590851                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10565473                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10565473                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 422494858295                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 422494858295                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127156324                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127156324                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083090                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083090                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39988.257818                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39988.257818                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5886978                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5886978                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4678495                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4678495                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 155983832369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 155983832369                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036793                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036793                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33340.600422                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33340.600422                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1411                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1411                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    103357000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    103357000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.448221                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.448221                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73250.885897                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73250.885897                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1398                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1398                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       933500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       933500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004130                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004130                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2952                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2952                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       575000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       575000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046204                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046204                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4020.979021                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4020.979021                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       432000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       432000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046204                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046204                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3020.979021                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3020.979021                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051805                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051805                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759666                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759666                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65550783500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65550783500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811471                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811471                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419364                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419364                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86288.952645                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86288.952645                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759666                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759666                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64791117500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64791117500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419364                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419364                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85288.952645                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85288.952645                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987823                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          457417431                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35971431                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.716131                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987823                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999619                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999619                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        979603235                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       979603235                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26108611                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33648387                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17156                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              327843                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60101997                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26108611                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33648387                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17156                       # number of overall hits
system.l2.overall_hits::.cpu1.data             327843                       # number of overall hits
system.l2.overall_hits::total                60101997                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            323541                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2313363                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2867                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1460349                       # number of demand (read+write) misses
system.l2.demand_misses::total                4100120                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           323541                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2313363                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2867                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1460349                       # number of overall misses
system.l2.overall_misses::total               4100120                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  26178295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 215479520494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    247028500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 146261604497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     388166448491                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  26178295000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 215479520494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    247028500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 146261604497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    388166448491                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26432152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35961750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1788192                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64202117                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26432152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35961750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1788192                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64202117                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012240                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.064328                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.143185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.816662                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063863                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012240                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.064328                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.143185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.816662                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063863                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80911.831885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93145.572266                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86162.713638                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100155.239944                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94671.972647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80911.831885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93145.572266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86162.713638                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100155.239944                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94671.972647                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2969                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        61                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.672131                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1982537                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2827083                       # number of writebacks
system.l2.writebacks::total                   2827083                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          71623                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          34260                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              105928                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         71623                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         34260                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             105928                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       323517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2241740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1426089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3994192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       323517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2241740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1426089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2401958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6396150                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  22942316000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 187503183495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    217593000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 128628128497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 339291220992                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  22942316000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 187503183495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    217593000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 128628128497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 195873488766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 535164709758                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.062337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.142137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.797503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062213                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.062337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.142137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.797503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099625                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70915.333661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83641.806586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76455.727337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90196.424274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84946.147054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70915.333661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83641.806586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76455.727337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90196.424274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81547.424545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83669.818525                       # average overall mshr miss latency
system.l2.replacements                       11083452                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8665161                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8665161                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8665161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8665161                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55366929                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55366929                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55366929                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55366929                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2401958                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2401958                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 195873488766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 195873488766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81547.424545                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81547.424545                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 83                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       122500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       122500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.872340                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.873684                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1493.902439                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1475.903614                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1648500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1668000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.872340                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.873684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20103.658537                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20096.385542                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       572000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       572000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20428.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20428.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3932341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           127622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4059963                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1496273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1110168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2606441                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 140918250997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 111312891998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  252231142995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5428614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1237790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6666404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.275627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.896895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.390982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94179.505342                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100266.709181                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96772.243452                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        54214                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        28927                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            83141                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1442059                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1081241                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2523300                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 121793998498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97400509498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 219194507996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.265640                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.873525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.378510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84458.401839                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90082.145884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86868.191652                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26108611                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26125767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       323541                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           326408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  26178295000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    247028500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  26425323500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26432152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26452175                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012240                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.143185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80911.831885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86162.713638                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80957.952930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       323517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2846                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       326363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  22942316000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    217593000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23159909000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012240                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.142137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70915.333661                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76455.727337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70963.647840                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29716046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       200221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29916267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       817090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       350181                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1167271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  74561269497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  34948712499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 109509981996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30533136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       550402                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31083538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.636228                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91252.211503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99801.852468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93817.101595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        17409                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5333                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        22742                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       799681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       344848                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1144529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  65709184997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  31227618999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  96936803996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026191                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.626538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036821                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82169.246233                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90554.734257                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84695.804122                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                49                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          197                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             208                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5623500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       320500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5944000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           257                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.824268                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.611111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.809339                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28545.685279                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29136.363636                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28576.923077                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           78                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           84                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          119                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          124                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2341498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        95000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2436498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.497908                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.277778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.482490                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19676.453782                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19649.177419                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999901                       # Cycle average of tags in use
system.l2.tags.total_refs                   130506364                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11083583                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.774745                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.609419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.878009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.644547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.630696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.226987                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.478272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.181946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.300422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1036960351                       # Number of tag accesses
system.l2.tags.data_accesses               1036960351                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      20705024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     143532032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        182144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91307008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    152320384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          408046592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     20705024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       182144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      20887168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    180933312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       180933312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         323516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2242688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1426672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2380006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6375728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2827083                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2827083                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19917979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        138076052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           175220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87836220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    146530339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             392535811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19917979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       175220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20093199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174055624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174055624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174055624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19917979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       138076052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          175220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87836220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    146530339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            566591435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2720720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    323516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2112705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1404160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2376652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007065732750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167042                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167042                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13817256                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2559573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6375728                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2827083                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6375728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2827083                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155849                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                106363                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            283672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            289352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            314051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            736026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            490958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            590307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            391817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            397515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            449302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            395480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           345614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           307427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           347285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           290146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           289851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           301076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            209206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            202193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            218478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           154554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           140061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146458                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 179331586933                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                31099395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            295954318183                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28832.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47582.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4131807                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1610791                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6375728                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2827083                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2492954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1360190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  645766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  510977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  444834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  217773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  162787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  128857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   91999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   52615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  38584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  30215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 142199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 162775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 177367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 177893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 178344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 170468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 169417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3197967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.924493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.380438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.734691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1916171     59.92%     59.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       573025     17.92%     77.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       288260      9.01%     86.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       165644      5.18%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60023      1.88%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35482      1.11%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20552      0.64%     95.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16738      0.52%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       122072      3.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3197967                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.235366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.645865                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    344.076140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167041    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167042                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.287509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.268203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.832670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146489     87.70%     87.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2296      1.37%     89.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11959      7.16%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4253      2.55%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1412      0.85%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              453      0.27%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              135      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               33      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167042                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              398072256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9974336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174124672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               408046592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180933312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       382.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    392.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1039514292500                       # Total gap between requests
system.mem_ctrls.avgGap                     112956.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     20705024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    135213120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       182144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89866240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    152105728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174124672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19917978.829861395061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 130073361.019987642765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 175220.291267775116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86450219.320646211505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 146323842.474399238825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167505796.209294885397                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       323516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2242688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1426672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2380006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2827083                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9609360053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  95911471383                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     98580019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69600140972                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 120734765756                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24793988104947                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29702.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42766.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34638.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48784.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50728.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8770166.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11039332500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5867521605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19464932340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7227993060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82058127840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     193451634810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     236266855200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       555376397355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.265274                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 612050950240                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34711560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 392751798760                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11794237560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6268763160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24945003720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6974050500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82058127840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     351713280510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     102993890400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       586747353690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.443749                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 264141507749                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34711560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 740661241251                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10043351454.022989                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46640501278.760513                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        64500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348720687000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165742732500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 873771576500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9245784                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9245784                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9245784                       # number of overall hits
system.cpu1.icache.overall_hits::total        9245784                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23265                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23265                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23265                       # number of overall misses
system.cpu1.icache.overall_misses::total        23265                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    570562999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    570562999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    570562999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    570562999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9269049                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9269049                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9269049                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9269049                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002510                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002510                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002510                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002510                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24524.521771                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24524.521771                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24524.521771                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24524.521771                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          415                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   103.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19991                       # number of writebacks
system.cpu1.icache.writebacks::total            19991                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3242                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3242                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3242                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3242                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20023                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20023                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20023                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20023                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    471353500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    471353500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    471353500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    471353500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002160                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002160                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002160                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002160                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23540.603306                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23540.603306                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23540.603306                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23540.603306                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19991                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9245784                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9245784                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23265                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23265                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    570562999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    570562999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9269049                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9269049                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002510                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002510                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24524.521771                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24524.521771                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3242                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3242                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20023                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20023                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    471353500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    471353500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002160                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002160                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23540.603306                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23540.603306                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.393372                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8898277                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19991                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           445.114151                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        398819500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.393372                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.949793                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.949793                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18558121                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18558121                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16278787                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16278787                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16278787                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16278787                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3913591                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3913591                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3913591                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3913591                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 354247241290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 354247241290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 354247241290                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 354247241290                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20192378                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20192378                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20192378                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20192378                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193815                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193815                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193815                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193815                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90517.185186                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90517.185186                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90517.185186                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90517.185186                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1108272                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       214106                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19676                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2778                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.326083                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.071994                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1788056                       # number of writebacks
system.cpu1.dcache.writebacks::total          1788056                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2823777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2823777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2823777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2823777                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1089814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1089814                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1089814                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1089814                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  92238885072                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  92238885072                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  92238885072                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  92238885072                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053972                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053972                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053972                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053972                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84637.273032                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84637.273032                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84637.273032                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84637.273032                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1788056                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14481369                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14481369                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2393264                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2393264                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 180987658500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 180987658500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16874633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16874633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.141826                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.141826                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75623.775104                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75623.775104                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1842360                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1842360                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       550904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       550904                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  38375210500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38375210500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032647                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69658.616565                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69658.616565                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1797418                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1797418                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1520327                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1520327                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 173259582790                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 173259582790                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317745                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317745                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458241                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458241                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 113962.050789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113962.050789                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       981417                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       981417                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       538910                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       538910                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53863674572                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53863674572                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99949.295007                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99949.295007                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          298                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4199500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4199500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.352174                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.352174                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25922.839506                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25922.839506                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          160                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          160                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004348                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004348                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1375000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1375000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.311512                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.311512                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9963.768116                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9963.768116                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1237000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1237000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.311512                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.311512                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8963.768116                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8963.768116                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707889                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707889                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62053361000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62053361000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390840                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390840                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87659.733376                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87659.733376                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707889                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707889                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61345472000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61345472000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390840                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390840                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86659.733376                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86659.733376                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.608404                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19178735                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1797577                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.669215                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        398831000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.608404                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925263                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925263                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45806563                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45806563                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1039514309000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57536630                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11492244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55537273                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8256369                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4084067                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             384                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           281                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            665                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6684355                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6684355                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26452175                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31084456                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          257                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          257                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79296420                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107896252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60037                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5374129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192626838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3383313152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4603137856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2560896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228879296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8217891200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15186930                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182140928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         79389436                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063284                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74408030     93.73%     93.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4938723      6.22%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  42683      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           79389436                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128414626478                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53959529271                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39684588129                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2697199116                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30069928                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4451704109500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58522                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703296                       # Number of bytes of host memory used
host_op_rate                                    58585                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 63200.88                       # Real time elapsed on the host
host_tick_rate                               53989594                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698614153                       # Number of instructions simulated
sim_ops                                    3702641961                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.412190                       # Number of seconds simulated
sim_ticks                                3412189800500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.694765                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213330944                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           220623054                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12841307                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        248112842                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            331954                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         341669                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9715                       # Number of indirect misses.
system.cpu0.branchPred.lookups              249127262                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7961                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        200927                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12827944                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 171898341                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38600382                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         609627                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      231604550                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1294980890                       # Number of instructions committed
system.cpu0.commit.committedOps            1295181845                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6769286437                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.191332                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.038835                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6434979478     95.06%     95.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    132616664      1.96%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     26056765      0.38%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9725025      0.14%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8058386      0.12%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7360817      0.11%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     79786549      1.18%     98.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32102371      0.47%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38600382      0.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6769286437                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426033781                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              682321                       # Number of function calls committed.
system.cpu0.commit.int_insts               1075833262                       # Number of committed integer instructions.
system.cpu0.commit.loads                    353749709                       # Number of loads committed
system.cpu0.commit.membars                     398316                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       399327      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       670993619     51.81%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169346999     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37181815      2.87%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12400768      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.96%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12401155      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197025181     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        715278      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    156925455     12.12%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25398946      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1295181845                       # Class of committed instruction
system.cpu0.commit.refs                     380064860                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1294980890                       # Number of Instructions Simulated
system.cpu0.committedOps                   1295181845                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.269485                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.269485                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           6315595840                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13410                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           183978130                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1642321294                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                92170163                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                276136262                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13718433                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                20251                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            109017503                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  249127262                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48450313                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6739275295                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               384070                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          214                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1890743021                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27463592                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036508                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53630876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213662898                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.277077                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6806638201                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.277823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.808568                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5632357569     82.75%     82.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               889652519     13.07%     95.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41623845      0.61%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177459807      2.61%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9767040      0.14%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  752863      0.01%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42257939      0.62%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12753471      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13148      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6806638201                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                457109306                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               409707095                       # number of floating regfile writes
system.cpu0.idleCycles                       17243901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13545859                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188750283                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.357253                       # Inst execution rate
system.cpu0.iew.exec_refs                  1462380230                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26763880                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2908097244                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            416047426                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            291816                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10937966                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31106607                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1523718099                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1435616350                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11617319                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2437852670                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              22541468                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1925465703                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13718433                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1973339710                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    105689603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          396164                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          234                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1014100                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62297717                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4791456                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1014100                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4029072                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9516787                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1180180241                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1368892884                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826602                       # average fanout of values written-back
system.cpu0.iew.wb_producers                975539708                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.200603                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1371040431                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2550739658                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746249735                       # number of integer regfile writes
system.cpu0.ipc                              0.189772                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.189772                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           402177      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            731727644     29.87%     29.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13390      0.00%     29.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1997      0.00%     29.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171247659      6.99%     36.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     36.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41321976      1.69%     38.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12920699      0.53%     39.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     39.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.51%     39.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12758645      0.52%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           877929278     35.84%     75.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             725734      0.03%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      562173423     22.95%     98.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25868722      1.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2449469988                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              966191087                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1805642082                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    435342612                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         588388763                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  335891222                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.137128                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               11024162      3.28%      3.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7647      0.00%      3.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                56781      0.02%      3.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               65309      0.02%      3.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             59141083     17.61%     20.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               39739      0.01%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             197336007     58.75%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9733      0.00%     79.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         68210760     20.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1818767946                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10242870484                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    933550272                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1164878829                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1522868557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2449469988                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             849542                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      228536257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7043166                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        239915                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    217152301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6806638201                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.359865                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.128443                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5939387246     87.26%     87.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          294035183      4.32%     91.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143018741      2.10%     93.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           89012298      1.31%     94.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          191450428      2.81%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          101713411      1.49%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           22487247      0.33%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11200996      0.16%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14332651      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6806638201                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.358955                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16951920                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10887461                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           416047426                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31106607                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              458974545                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243709380                       # number of misc regfile writes
system.cpu0.numCycles                      6823882102                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      497620                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5138080487                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1097217170                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             312072823                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139613012                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1024338590                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7529611                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2245002257                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1577253903                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1339623146                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                312294390                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1853340                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13718433                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1202470249                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               242405981                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572689430                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1672312827                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        461630                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             10955                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                698878625                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10953                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  8257403069                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3090966979                       # The number of ROB writes
system.cpu0.timesIdled                         161706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2849                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.063293                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213740000                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           227229979                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12772734                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        248261493                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            301462                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         305707                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4245                       # Number of indirect misses.
system.cpu1.branchPred.lookups              249189634                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3250                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198815                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12766904                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172242488                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38488241                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         607322                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      230562435                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1297774497                       # Number of instructions committed
system.cpu1.commit.committedOps            1297975979                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6765162331                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.191862                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.041115                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6431394717     95.07%     95.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    131811349      1.95%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     25872006      0.38%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9547636      0.14%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8087164      0.12%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7317515      0.11%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     79570370      1.18%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33073333      0.49%     99.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38488241      0.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6765162331                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 427057346                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              620089                       # Number of function calls committed.
system.cpu1.commit.int_insts               1078196216                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354701624                       # Number of loads committed
system.cpu1.commit.membars                     398905                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       398905      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672755120     51.83%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169930777     13.09%     64.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37087424      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12354432      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12354432      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197299630     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        463330      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157600809     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25351872      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1297975979                       # Class of committed instruction
system.cpu1.commit.refs                     380715641                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1297774497                       # Number of Instructions Simulated
system.cpu1.committedOps                   1297975979                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.244283                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.244283                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           6314124087                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5836                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184448779                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1643716401                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                89196422                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                276178873                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13648702                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14284                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            109187988                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  249189634                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47989246                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6738286969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               360630                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1891356765                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27309064                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036614                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50394571                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         214041462                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.277900                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6802336072                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.278089                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.808055                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5626545142     82.71%     82.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               891130035     13.10%     95.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41454615      0.61%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               178059918      2.62%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9686347      0.14%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  747115      0.01%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42036868      0.62%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12672321      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3711      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6802336072                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                457921745                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               410694154                       # number of floating regfile writes
system.cpu1.idleCycles                        3560699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13482093                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               189000528                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.357972                       # Inst execution rate
system.cpu1.iew.exec_refs                  1459095465                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26455984                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2910548824                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            416725538                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            288450                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10925976                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30766290                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1525473057                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1432639481                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11557646                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2436322963                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              22769832                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1922996592                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13648702                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1971145644                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    105409542                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          387225                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1004080                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     62023914                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4752273                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1004080                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4008181                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9473912                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1182225343                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1371146119                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827322                       # average fanout of values written-back
system.cpu1.iew.wb_producers                978081218                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201464                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1373271996                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2549605243                       # number of integer regfile reads
system.cpu1.int_regfile_writes              747517657                       # number of integer regfile writes
system.cpu1.ipc                              0.190684                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190684                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           401071      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            733131588     29.95%     29.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 982      0.00%     29.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171810045      7.02%     36.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41192498      1.68%     38.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12866096      0.53%     39.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.51%     39.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12708941      0.52%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           875586266     35.77%     75.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             469617      0.02%     76.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      561518135     22.94%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25817098      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2447880609                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              965711956                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1804787581                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    436276927                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         588642952                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  335100444                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.136894                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               11113909      3.32%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 7327      0.00%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                64119      0.02%      3.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               65466      0.02%      3.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             59167809     17.66%     21.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               39767      0.01%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             196564727     58.66%     79.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  265      0.00%     79.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         68077055     20.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1816868026                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10235441341                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    934869192                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1165330270                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1524627492                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2447880609                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             845565                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      227497078                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7031188                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        238243                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    216435749                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6802336072                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.359859                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.128480                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5935328519     87.25%     87.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          294169671      4.32%     91.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143074626      2.10%     93.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           89256487      1.31%     94.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          191039541      2.81%     97.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          101280472      1.49%     99.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           22503005      0.33%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11256337      0.17%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14427414      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6802336072                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.359671                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16868715                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10843282                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           416725538                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30766290                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              459812981                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             244104665                       # number of misc regfile writes
system.cpu1.numCycles                      6805896771                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18354832                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5137313389                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099934474                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             311369769                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136678644                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1023565821                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7612723                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2247440333                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1578819023                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1341318146                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                312444945                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1889340                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13648702                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1201880535                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               241383672                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        573034383                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1674405950                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        369857                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11267                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                699502350                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11260                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8255161492                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3094292865                       # The number of ROB writes
system.cpu1.timesIdled                          34472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        199759820                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2235800                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           213174696                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             681516364                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    384363104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     763591008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10297945                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4873579                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252671937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    224789261                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505237961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      229662840                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          381793000                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5141387                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2772                       # Transaction distribution
system.membus.trans_dist::CleanEvict        374087800                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           284652                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4955                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2276441                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2272773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     381793001                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1147656781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1147656781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  24909435648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             24909435648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           222310                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         384359049                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               384359049    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           384359049                       # Request fanout histogram
system.membus.respLayer1.occupancy       1975810575178                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             57.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        887495093808                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1094                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          547                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    455362.888483                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   236820.422440                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          547    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1362500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            547                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3411940717000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    249083500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48290332                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48290332                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48290332                       # number of overall hits
system.cpu0.icache.overall_hits::total       48290332                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       159981                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        159981                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       159981                       # number of overall misses
system.cpu0.icache.overall_misses::total       159981                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12445191997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12445191997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12445191997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12445191997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48450313                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48450313                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48450313                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48450313                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003302                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003302                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003302                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003302                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77791.687744                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77791.687744                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77791.687744                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77791.687744                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3157                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.754098                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       147678                       # number of writebacks
system.cpu0.icache.writebacks::total           147678                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12303                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12303                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12303                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12303                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       147678                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       147678                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       147678                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       147678                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11543391997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11543391997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11543391997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11543391997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003048                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003048                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003048                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003048                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 78165.955640                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 78165.955640                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 78165.955640                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 78165.955640                       # average overall mshr miss latency
system.cpu0.icache.replacements                147678                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48290332                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48290332                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       159981                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       159981                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12445191997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12445191997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48450313                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48450313                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003302                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003302                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77791.687744                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77791.687744                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12303                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12303                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       147678                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       147678                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11543391997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11543391997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003048                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003048                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 78165.955640                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 78165.955640                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48438244                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           147710                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           327.927994                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         97048304                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        97048304                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    178472022                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       178472022                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    178472022                       # number of overall hits
system.cpu0.dcache.overall_hits::total      178472022                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    225809304                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     225809304                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    225809304                       # number of overall misses
system.cpu0.dcache.overall_misses::total    225809304                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 18627404997373                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 18627404997373                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 18627404997373                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 18627404997373                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404281326                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404281326                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404281326                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404281326                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.558545                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.558545                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.558545                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.558545                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82491.751524                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82491.751524                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82491.751524                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82491.751524                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   5245336171                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       702640                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        106941325                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12459                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.048730                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.396179                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126043895                       # number of writebacks
system.cpu0.dcache.writebacks::total        126043895                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     99604856                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     99604856                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     99604856                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     99604856                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126204448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126204448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126204448                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126204448                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 12175362602399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 12175362602399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 12175362602399                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 12175362602399                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312170                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312170                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312170                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312170                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96473.324002                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96473.324002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96473.324002                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96473.324002                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126043777                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160616448                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160616448                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    217557178                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    217557178                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 18218091325000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 18218091325000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378173626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378173626                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.575284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.575284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83739.325415                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83739.325415                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     92954176                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     92954176                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124603002                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124603002                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 12070703674000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 12070703674000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329486                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329486                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96873.297435                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96873.297435                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     17855574                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      17855574                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8252126                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8252126                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 409313672373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 409313672373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26107700                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26107700                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.316080                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.316080                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49600.996443                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49600.996443                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6650680                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6650680                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1601446                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1601446                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 104658928399                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 104658928399                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061340                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061340                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65352.767686                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65352.767686                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5377                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5377                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1659                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1659                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     70107500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     70107500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.235787                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.235787                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42258.890898                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42258.890898                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1609                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1609                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           50                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1015000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1015000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007106                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007106                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        20300                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4166                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4166                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2342                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2342                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9792500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9792500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6508                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6508                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.359865                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.359865                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4181.255337                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4181.255337                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2342                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2342                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7450500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7450500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.359865                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.359865                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3181.255337                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3181.255337                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4941                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4941                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       195986                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       195986                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   6544515500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   6544515500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       200927                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       200927                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.975409                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.975409                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 33392.770402                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 33392.770402                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       195986                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       195986                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   6348529500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   6348529500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.975409                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.975409                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 32392.770402                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 32392.770402                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.977591                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          304973983                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126274540                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.415166                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.977591                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999300                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999300                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935266102                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935266102                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6898                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13592972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            13729270                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27332177                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6898                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13592972                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3037                       # number of overall hits
system.l2.overall_hits::.cpu1.data           13729270                       # number of overall hits
system.l2.overall_hits::total                27332177                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            140781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         112450914                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30855                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         112226221                       # number of demand (read+write) misses
system.l2.demand_misses::total              224848771                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           140781                       # number of overall misses
system.l2.overall_misses::.cpu0.data        112450914                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30855                       # number of overall misses
system.l2.overall_misses::.cpu1.data        112226221                       # number of overall misses
system.l2.overall_misses::total             224848771                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11228663499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 11774908540001                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2555106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 11748678230596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     23537370540096                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11228663499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 11774908540001                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2555106000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 11748678230596                       # number of overall miss cycles
system.l2.overall_miss_latency::total    23537370540096                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          147679                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126043886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           33892                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125955491                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252180948                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         147679                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126043886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          33892                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125955491                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252180948                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.953291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.892157                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.910392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.890999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.891617                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.953291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.892157                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.910392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.890999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.891617                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79759.793573                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104711.541429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82810.111813                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104687.461860                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104680.894787                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79759.793573                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104711.541429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82810.111813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104687.461860                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104680.894787                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           14070605                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    514638                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.340781                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 163434668                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5141379                       # number of writebacks
system.l2.writebacks::total                   5141379                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            742                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        4115507                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        4183717                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             8300028                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           742                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       4115507                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       4183717                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            8300028                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       140039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    108335407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        30793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    108042504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         216548743                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       140039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    108335407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        30793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    108042504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    173066427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        389615170                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9791861504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 10451657742777                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2244541000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 10424673490337                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 20888367635618                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9791861504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 10451657742777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2244541000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 10424673490337                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 14708122402642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 35596490038260                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.948266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.859505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.908562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.857783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.858704                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.948266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.859505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.908562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.857783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.544983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69922.389506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96474.994023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72891.273991                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96486.781631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96460.350433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69922.389506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96474.994023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72891.273991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96486.781631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84985.416626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91363.203435                       # average overall mshr miss latency
system.l2.replacements                      603260147                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6717765                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6717765                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            9                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              9                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6717774                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6717774                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235538710                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235538710                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2772                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2772                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235541482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235541482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2772                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2772                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    173066427                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      173066427                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 14708122402642                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 14708122402642                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84985.416626                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84985.416626                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            7191                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            7055                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                14246                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         36321                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         34790                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              71111                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    270855500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    270578498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    541433998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        43512                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        41845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            85357                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.834735                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.831402                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833101                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7457.269899                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7777.479103                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7613.927494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         3080                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2971                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            6051                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        33241                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        31819                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         65060                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    799534107                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    767541118                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1567075225                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.763950                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.760401                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.762210                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24052.649048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24122.100569                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24086.615816                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          169                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              178                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        95500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        63500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       159000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          172                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.982558                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.978022                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 10611.111111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   375.739645                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   893.258427                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          168                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          176                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3392000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3554000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.976744                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.967033                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20190.476190                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20193.181818                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           430831                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           424511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                855342                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1152471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1136179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2288650                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  99657819456                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  98598511984                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  198256331440                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1583302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1560690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3143992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.727891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.727998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.727944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86473.168918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86780.790689                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86625.884884                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8132                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8255                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            16387                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1144339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1127924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2272263                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87602582956                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  86713451489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 174316034445                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.722755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.722709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.722732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76552.999553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76878.806984                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76714.726440                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       140781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           171636                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11228663499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2555106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13783769499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       147679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        33892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         181571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.953291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.910392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.945283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79759.793573                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82810.111813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80308.149217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          742                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           804                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       140039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        30793                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       170832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9791861504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2244541000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12036402504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.948266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.908562                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940855                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69922.389506                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72891.273991                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70457.540180                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     13162141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     13304759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26466900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    111298443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    111090042                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       222388485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 11675250720545                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 11650079718612                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 23325330439157                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124460584                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124394801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248855385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.894247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.893044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.893645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104900.395781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104870.603241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104885.513471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      4107375                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      4175462                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      8282837                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    107191068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    106914580                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    214105648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 10364055159821                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 10337960038848                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 20702015198669                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.861245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.859478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96687.675132                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96693.641212                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96690.654320                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   653677220                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 603260211                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.083574                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.614325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.006009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.867069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.927183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.581334                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.462724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.030112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.477833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4559516931                       # Number of tag accesses
system.l2.tags.data_accesses               4559516931                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8962432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6935471424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1970752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6916805632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  10716999232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        24580209472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8962432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1970752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10933184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    329048768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       329048768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         140038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      108366741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          30793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      108075088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    167453113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           384065773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5141387                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5141387                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2626592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2032557340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           577562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2027087013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3140798097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7203646605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2626592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       577562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3204155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96433313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96433313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96433313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2626592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2032557340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          577562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2027087013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3140798097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7300079918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3354958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    140039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 107424330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     30793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 107138314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 165419391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003074488750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       209188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       209188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           563243670                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3163041                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   384065774                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5144159                       # Number of write requests accepted
system.mem_ctrls.readBursts                 384065774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5144159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3912907                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1789201                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15919601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          12944037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          12730539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          10707237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11305625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10048214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9491110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          33843434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          45233876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          46181121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         33880030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         39080680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         34869202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         25052186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         20821281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         18044694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            170550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            212366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            248874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            256631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            211743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            260762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            234571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           268802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           214739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           210725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           170499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           170447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           170566                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14143882268759                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1900764335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            21271748525009                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37205.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55955.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                316866604                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3067497                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             384065774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5144159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10261911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                21405513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                32706393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                39220650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                40853975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                40272761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                37655618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                33638546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                28723719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                24145001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               21722190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               20886588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               11477467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                7052636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                4772774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                3040079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1706164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 561446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  42718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 175872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 200170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 211175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 219642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 220871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 223200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 227716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 218109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 216305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 215278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 213140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 212848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     63573723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.079351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   225.872334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.228023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     20793774     32.71%     32.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11426944     17.97%     50.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      6941827     10.92%     61.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4430726      6.97%     68.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      3026490      4.76%     73.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2271225      3.57%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1782951      2.80%     79.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1462221      2.30%     82.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     11437565     17.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     63573723                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       209188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1817.278042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    337.472548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4267.114517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       170854     81.67%     81.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        13257      6.34%     88.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         6662      3.18%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4074      1.95%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3143      1.50%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3001      1.43%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2388      1.14%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1550      0.74%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1006      0.48%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          768      0.37%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          585      0.28%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          523      0.25%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          249      0.12%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          257      0.12%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          204      0.10%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          209      0.10%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          128      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          132      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          124      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           63      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        209188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       209188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.037956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.301032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           204963     97.98%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1725      0.82%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1750      0.84%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              464      0.22%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              174      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               62      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               34      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        209188                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            24329783488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               250426048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               214716672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             24580209536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            329226176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7130.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7203.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        56.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    55.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3412189793500                       # Total gap between requests
system.mem_ctrls.avgGap                       8766.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8962496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6875157120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1970752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6856852096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  10586841024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    214716672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2626611.215673493221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2014881211.763940811157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 577562.244547832292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2009516614.519872665405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3102653030.159305095673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62926356.549256667495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       140039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    108366741                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        30793                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    108075088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    167453113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5144159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4004483499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5942342366930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    967255081                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5927454325782                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 9396980093717                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 84760464489554                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28595.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54835.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31411.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54845.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56117.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16477030.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         292574266320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         155506929435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1878984319800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8879799420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     269355531120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1548327426420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6426208320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4160054480835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1219.174408                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3874936328                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 113940580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3294374284172                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         161342044500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          85755349350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        835307143440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8633029140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     269355531120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1534104011220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18403821120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2912900929890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        853.674942                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34694336727                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 113940580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3263554883773                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2450                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1226                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7538358.482871                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9381650.443947                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1226    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68613500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1226                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3402947773000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9242027500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47952763                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47952763                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47952763                       # number of overall hits
system.cpu1.icache.overall_hits::total       47952763                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36483                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36483                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36483                       # number of overall misses
system.cpu1.icache.overall_misses::total        36483                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2825680000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2825680000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2825680000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2825680000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47989246                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47989246                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47989246                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47989246                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000760                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000760                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000760                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000760                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77451.963928                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77451.963928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77451.963928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77451.963928                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    29.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        33892                       # number of writebacks
system.cpu1.icache.writebacks::total            33892                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2591                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2591                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2591                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2591                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        33892                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        33892                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        33892                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        33892                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2642898000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2642898000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2642898000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2642898000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000706                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000706                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000706                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000706                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77979.995279                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77979.995279                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77979.995279                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77979.995279                       # average overall mshr miss latency
system.cpu1.icache.replacements                 33892                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47952763                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47952763                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36483                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36483                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2825680000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2825680000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47989246                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47989246                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000760                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000760                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77451.963928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77451.963928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2591                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2591                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        33892                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        33892                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2642898000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2642898000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000706                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000706                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77979.995279                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77979.995279                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48354185                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            33924                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1425.368029                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         96012384                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        96012384                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    177337688                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       177337688                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    177337688                       # number of overall hits
system.cpu1.dcache.overall_hits::total      177337688                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    227415688                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     227415688                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    227415688                       # number of overall misses
system.cpu1.dcache.overall_misses::total    227415688                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 18701956565265                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 18701956565265                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 18701956565265                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 18701956565265                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    404753376                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    404753376                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    404753376                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    404753376                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.561862                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.561862                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.561862                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.561862                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82236.879653                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82236.879653                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82236.879653                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82236.879653                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   5228658588                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       695396                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        106664865                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          12404                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.019502                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.062238                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125945125                       # number of writebacks
system.cpu1.dcache.writebacks::total        125945125                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    101301961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    101301961                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    101301961                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    101301961                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126113727                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126113727                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126113727                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126113727                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 12150130893999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 12150130893999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 12150130893999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 12150130893999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311582                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311582                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311582                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311582                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96342.651851                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96342.651851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96342.651851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96342.651851                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125945016                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    159845700                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      159845700                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    219099910                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    219099910                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 18289480318500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 18289480318500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    378945610                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    378945610                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.578183                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.578183                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83475.526387                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83475.526387                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     94559532                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     94559532                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124540378                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124540378                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 12046832196500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 12046832196500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96730.332684                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96730.332684                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17491988                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17491988                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8315778                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8315778                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 412476246765                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 412476246765                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25807766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25807766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.322220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 49601.642416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49601.642416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6742429                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6742429                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1573349                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1573349                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 103298697499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 103298697499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.060964                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060964                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65655.298029                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65655.298029                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6853                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6853                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1615                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1615                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     84394500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     84394500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.190718                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.190718                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52256.656347                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52256.656347                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1538                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1538                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           77                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       989500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       989500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.009093                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.009093                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12850.649351                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12850.649351                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4744                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4744                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2619                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2619                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15365000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15365000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.355697                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.355697                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5866.743032                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5866.743032                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2619                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2619                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12747000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12747000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.355697                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.355697                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4867.124857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4867.124857                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3962                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3962                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194853                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194853                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   6542368000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   6542368000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198815                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198815                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980072                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980072                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 33575.916203                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 33575.916203                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194853                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194853                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   6347515000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   6347515000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.980072                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.980072                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 32575.916203                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 32575.916203                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.963641                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          303749551                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126183316                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.407209                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.963641                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998864                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998864                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        936119332                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       936119332                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3412189800500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249325208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11859153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245452451                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       598119114                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        290593689                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             305                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          299221                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4960                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         304181                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3314384                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3314384                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        181571                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249143638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       443035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378557826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       101676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378278254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757380791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18902784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16133613568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4338176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16121640000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32278494528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       894531775                       # Total snoops (count)
system.tol2bus.snoopTraffic                 358421120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1146820919                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.213830                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.420245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              906470003     79.04%     79.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1              235477337     20.53%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4873579      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1146820919                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       504859335513                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189701934239                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         221908709                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189566138232                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          50887401                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           457755                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
