INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.sim/sim_1/impl/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jake/Engineering/ZYNQ/Custom-PL/Custom-PL.sim/sim_1/impl/func/xsim/design_1_wrapper_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity \design_1_JG_ZYNQ_RGB_Core_0_0__JG_ZYNQ_RGB_Core_v1_0_S00_AXI\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_incr_cmd\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_incr_cmd_2\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_rd_cmd_fsm\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_simple_fifo\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized0\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized1\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_simple_fifo__parameterized2\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_wr_cmd_fsm\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_wrap_cmd\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_wrap_cmd_3\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_register_slice_v2_1_15_axic_register_slice\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_register_slice_v2_1_15_axic_register_slice_0\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_register_slice_v2_1_15_axic_register_slice__parameterized1\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_register_slice_v2_1_15_axic_register_slice__parameterized2\
INFO: [VRFC 10-307] analyzing entity design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7
INFO: [VRFC 10-307] analyzing entity \design_1_rst_ps7_0_50M_1__cdc_sync\
INFO: [VRFC 10-307] analyzing entity \design_1_rst_ps7_0_50M_1__cdc_sync_0\
INFO: [VRFC 10-307] analyzing entity \design_1_rst_ps7_0_50M_1__upcnt_n\
INFO: [VRFC 10-307] analyzing entity \design_1_JG_ZYNQ_RGB_Core_0_0__JG_ZYNQ_RGB_Core_v1_0\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_b_channel\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_cmd_translator\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_cmd_translator_1\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_r_channel\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_register_slice_v2_1_15_axi_register_slice\
INFO: [VRFC 10-307] analyzing entity design_1_processing_system7_0_0
INFO: [VRFC 10-307] analyzing entity \design_1_rst_ps7_0_50M_1__lpf\
INFO: [VRFC 10-307] analyzing entity \design_1_rst_ps7_0_50M_1__sequence_psr\
INFO: [VRFC 10-307] analyzing entity design_1_JG_ZYNQ_RGB_Core_0_0
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_ar_channel\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s_aw_channel\
INFO: [VRFC 10-307] analyzing entity \design_1_rst_ps7_0_50M_1__proc_sys_reset\
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_b2s\
INFO: [VRFC 10-307] analyzing entity design_1_rst_ps7_0_50M_1
INFO: [VRFC 10-307] analyzing entity \design_1_auto_pc_1__axi_protocol_converter_v2_1_15_axi_protocol_converter\
INFO: [VRFC 10-307] analyzing entity design_1_auto_pc_1
INFO: [VRFC 10-307] analyzing entity s00_couplers_imp_UYSKKA
INFO: [VRFC 10-307] analyzing entity design_1_ps7_0_axi_periph_1
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
