

================================================================
== Vitis HLS Report for 'systolic_fpga'
================================================================
* Date:           Thu Apr 29 18:12:38 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49528|    49528|  0.495 ms|  0.495 ms|  49529|  49529|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |     4097|     4097|         3|          1|          1|  4096|       yes|
        |- VITIS_LOOP_89_1   |     4096|     4096|         2|          1|          1|  4096|       yes|
        |- Loop 3            |     4097|     4097|         3|          1|          1|  4096|       yes|
        |- Loop 4            |     4097|     4097|         3|          1|          1|  4096|       yes|
        |- VITIS_LOOP_110_2  |     4096|     4096|         2|          1|          1|  4096|       yes|
        |- Loop 6            |     4097|     4097|         3|          1|          1|  4096|       yes|
        |- Loop 7            |     4097|     4097|         3|          1|          1|  4096|       yes|
        |- VITIS_LOOP_131_3  |     4096|     4096|         2|          1|          1|  4096|       yes|
        |- Loop 9            |     4097|     4097|         3|          1|          1|  4096|       yes|
        |- Loop 10           |     4097|     4097|         3|          1|          1|  4096|       yes|
        |- VITIS_LOOP_152_4  |     4096|     4096|         2|          1|          1|  4096|       yes|
        |- Loop 12           |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2332|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      120|     -|     6546|     7852|    -|
|Memory               |      128|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     2718|    -|
|Register             |        -|     -|     7274|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      248|     0|    13820|    12902|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       18|     0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        6|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+----+------+------+-----+
    |         Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+------------------------+---------+----+------+------+-----+
    |control_s_axi_U           |control_s_axi           |        0|   0|   886|  1512|    0|
    |m00_imem_axi_m_axi_U      |m00_imem_axi_m_axi      |       30|   0|  1415|  1585|    0|
    |m01_parambuf_axi_m_axi_U  |m01_parambuf_axi_m_axi  |       30|   0|  1415|  1585|    0|
    |m02_ibuf_axi_m_axi_U      |m02_ibuf_axi_m_axi      |       30|   0|  1415|  1585|    0|
    |m03_obuf_axi_m_axi_U      |m03_obuf_axi_m_axi      |       30|   0|  1415|  1585|    0|
    +--------------------------+------------------------+---------+----+------+------+-----+
    |Total                     |                        |      120|   0|  6546|  7852|    0|
    +--------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |              Memory              |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |m00_imem_axi_input_buffer_U       |m00_imem_axi_input_buffer  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |m00_imem_axi_output_buffer_U      |m00_imem_axi_input_buffer  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |m01_parambuf_axi_input_buffer_U   |m00_imem_axi_input_buffer  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |m01_parambuf_axi_output_buffer_U  |m00_imem_axi_input_buffer  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |m02_ibuf_axi_input_buffer_U       |m00_imem_axi_input_buffer  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |m02_ibuf_axi_output_buffer_U      |m00_imem_axi_input_buffer  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |m03_obuf_axi_input_buffer_U       |m00_imem_axi_input_buffer  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |m03_obuf_axi_output_buffer_U      |m00_imem_axi_input_buffer  |       16|  0|   0|    0|  8192|   32|     1|       262144|
    +----------------------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                             |                           |      128|  0|   0|    0| 65536|  256|     8|      2097152|
    +----------------------------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln110_fu_979_p2                 |         +|   0|  0|   20|          13|           1|
    |add_ln131_fu_1129_p2                |         +|   0|  0|   20|          13|           1|
    |add_ln152_fu_1279_p2                |         +|   0|  0|   20|          13|           1|
    |add_ln89_fu_829_p2                  |         +|   0|  0|   20|          13|           1|
    |empty_45_fu_782_p2                  |         +|   0|  0|   20|          13|           1|
    |empty_53_fu_853_p2                  |         +|   0|  0|   20|          13|           1|
    |empty_60_fu_932_p2                  |         +|   0|  0|   20|          13|           1|
    |empty_68_fu_1003_p2                 |         +|   0|  0|   20|          13|           1|
    |empty_75_fu_1082_p2                 |         +|   0|  0|   20|          13|           1|
    |empty_83_fu_1153_p2                 |         +|   0|  0|   20|          13|           1|
    |empty_90_fu_1232_p2                 |         +|   0|  0|   20|          13|           1|
    |empty_98_fu_1303_p2                 |         +|   0|  0|   20|          13|           1|
    |m00_imem_axi_output_buffer_d0       |         +|   0|  0|   39|          32|           1|
    |m01_parambuf_axi_output_buffer_d0   |         +|   0|  0|   39|          32|           1|
    |m02_ibuf_axi_output_buffer_d0       |         +|   0|  0|   39|          32|           1|
    |m03_obuf_axi_output_buffer_d0       |         +|   0|  0|   39|          32|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp11_stage0_11001          |       and|   0|  0|    2|           1|           1|
    |ap_block_pp2_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp3_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp5_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp6_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp8_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_pp9_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_state153_pp3_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state161_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state233_pp6_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state241_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state313_pp9_stage0_iter1  |       and|   0|  0|    2|           1|           1|
    |ap_block_state321_io                |       and|   0|  0|    2|           1|           1|
    |ap_block_state73_pp0_stage0_iter1   |       and|   0|  0|    2|           1|           1|
    |ap_block_state81_io                 |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op1152_read_state313   |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op549_read_state73     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op750_read_state153    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op951_read_state233    |       and|   0|  0|    2|           1|           1|
    |empty_101_fu_1324_p2                |      icmp|   0|  0|    9|           4|           2|
    |empty_48_fu_798_p2                  |      icmp|   0|  0|    9|           4|           1|
    |empty_56_fu_874_p2                  |      icmp|   0|  0|    9|           4|           2|
    |empty_63_fu_948_p2                  |      icmp|   0|  0|    9|           4|           1|
    |empty_71_fu_1024_p2                 |      icmp|   0|  0|    9|           4|           2|
    |empty_78_fu_1098_p2                 |      icmp|   0|  0|    9|           4|           1|
    |empty_86_fu_1174_p2                 |      icmp|   0|  0|    9|           4|           2|
    |empty_93_fu_1248_p2                 |      icmp|   0|  0|    9|           4|           1|
    |exitcond11_fu_1309_p2               |      icmp|   0|  0|   12|          13|          14|
    |exitcond2713_fu_1238_p2             |      icmp|   0|  0|   12|          13|          14|
    |exitcond2814_fu_1159_p2             |      icmp|   0|  0|   12|          13|          14|
    |exitcond3217_fu_1088_p2             |      icmp|   0|  0|   12|          13|          14|
    |exitcond3318_fu_1009_p2             |      icmp|   0|  0|   12|          13|          14|
    |exitcond3721_fu_938_p2              |      icmp|   0|  0|   12|          13|          14|
    |exitcond3822_fu_859_p2              |      icmp|   0|  0|   12|          13|          14|
    |exitcond4225_fu_788_p2              |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln110_fu_985_p2                |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln131_fu_1135_p2               |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln152_fu_1285_p2               |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln89_fu_835_p2                 |      icmp|   0|  0|   12|          13|          14|
    |empty_102_fu_1355_p3                |    select|   0|  0|  408|           1|           1|
    |empty_57_fu_905_p3                  |    select|   0|  0|  408|           1|           1|
    |empty_72_fu_1055_p3                 |    select|   0|  0|  408|           1|           1|
    |empty_87_fu_1205_p3                 |    select|   0|  0|  408|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp10                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp11                      |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp3                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp4                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp5                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp6                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp7                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp8                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp9                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp10_iter1            |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp11_iter1            |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp5_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp6_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp7_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp8_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp9_iter1             |       xor|   0|  0|    2|           2|           1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 2332|         532|         256|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+------+-----------+-----+-----------+
    |                   Name                  |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                |  1954|        370|    1|        370|
    |ap_enable_reg_pp0_iter1                  |     9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |     9|          2|    1|          2|
    |ap_enable_reg_pp10_iter1                 |    14|          3|    1|          3|
    |ap_enable_reg_pp11_iter1                 |     9|          2|    1|          2|
    |ap_enable_reg_pp11_iter2                 |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |    14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1                  |     9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                  |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                  |     9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                  |     9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                  |    14|          3|    1|          3|
    |ap_enable_reg_pp5_iter1                  |     9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                  |     9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1                  |     9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2                  |     9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1                  |    14|          3|    1|          3|
    |ap_enable_reg_pp8_iter1                  |     9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2                  |     9|          2|    1|          2|
    |ap_enable_reg_pp9_iter1                  |     9|          2|    1|          2|
    |ap_enable_reg_pp9_iter2                  |     9|          2|    1|          2|
    |ap_phi_mux_empty_49_phi_fu_521_p4        |    14|          3|  512|       1536|
    |ap_phi_mux_empty_64_phi_fu_588_p4        |    14|          3|  512|       1536|
    |ap_phi_mux_empty_79_phi_fu_655_p4        |    14|          3|  512|       1536|
    |ap_phi_mux_empty_94_phi_fu_722_p4        |    14|          3|  512|       1536|
    |ap_phi_mux_loop_index13_phi_fu_632_p4    |     9|          2|   13|         26|
    |ap_phi_mux_loop_index19_phi_fu_565_p4    |     9|          2|   13|         26|
    |ap_phi_mux_loop_index25_phi_fu_498_p4    |     9|          2|   13|         26|
    |ap_phi_mux_loop_index7_phi_fu_699_p4     |     9|          2|   13|         26|
    |i_1_reg_594                              |     9|          2|   13|         26|
    |i_2_reg_661                              |     9|          2|   13|         26|
    |i_3_reg_728                              |     9|          2|   13|         26|
    |i_reg_527                                |     9|          2|   13|         26|
    |loop_index10_reg_672                     |     9|          2|   13|         26|
    |loop_index13_reg_628                     |     9|          2|   13|         26|
    |loop_index16_reg_605                     |     9|          2|   13|         26|
    |loop_index19_reg_561                     |     9|          2|   13|         26|
    |loop_index22_reg_538                     |     9|          2|   13|         26|
    |loop_index25_reg_494                     |     9|          2|   13|         26|
    |loop_index7_reg_695                      |     9|          2|   13|         26|
    |loop_index_reg_739                       |     9|          2|   13|         26|
    |m00_imem_axi_blk_n_AR                    |     9|          2|    1|          2|
    |m00_imem_axi_blk_n_AW                    |     9|          2|    1|          2|
    |m00_imem_axi_blk_n_B                     |     9|          2|    1|          2|
    |m00_imem_axi_blk_n_R                     |     9|          2|    1|          2|
    |m00_imem_axi_blk_n_W                     |     9|          2|    1|          2|
    |m00_imem_axi_input_buffer_address0       |    14|          3|   13|         39|
    |m00_imem_axi_output_buffer_address0      |    14|          3|   13|         39|
    |m01_parambuf_axi_blk_n_AR                |     9|          2|    1|          2|
    |m01_parambuf_axi_blk_n_AW                |     9|          2|    1|          2|
    |m01_parambuf_axi_blk_n_B                 |     9|          2|    1|          2|
    |m01_parambuf_axi_blk_n_R                 |     9|          2|    1|          2|
    |m01_parambuf_axi_blk_n_W                 |     9|          2|    1|          2|
    |m01_parambuf_axi_input_buffer_address0   |    14|          3|   13|         39|
    |m01_parambuf_axi_output_buffer_address0  |    14|          3|   13|         39|
    |m02_ibuf_axi_blk_n_AR                    |     9|          2|    1|          2|
    |m02_ibuf_axi_blk_n_AW                    |     9|          2|    1|          2|
    |m02_ibuf_axi_blk_n_B                     |     9|          2|    1|          2|
    |m02_ibuf_axi_blk_n_R                     |     9|          2|    1|          2|
    |m02_ibuf_axi_blk_n_W                     |     9|          2|    1|          2|
    |m02_ibuf_axi_input_buffer_address0       |    14|          3|   13|         39|
    |m02_ibuf_axi_output_buffer_address0      |    14|          3|   13|         39|
    |m03_obuf_axi_blk_n_AR                    |     9|          2|    1|          2|
    |m03_obuf_axi_blk_n_AW                    |     9|          2|    1|          2|
    |m03_obuf_axi_blk_n_B                     |     9|          2|    1|          2|
    |m03_obuf_axi_blk_n_R                     |     9|          2|    1|          2|
    |m03_obuf_axi_blk_n_W                     |     9|          2|    1|          2|
    |m03_obuf_axi_input_buffer_address0       |    14|          3|   13|         39|
    |m03_obuf_axi_output_buffer_address0      |    14|          3|   13|         39|
    |shiftreg48_reg_707                       |     9|          2|  480|        960|
    |shiftreg50_reg_683                       |     9|          2|  480|        960|
    |shiftreg52_reg_640                       |     9|          2|  480|        960|
    |shiftreg54_reg_616                       |     9|          2|  480|        960|
    |shiftreg56_reg_573                       |     9|          2|  480|        960|
    |shiftreg58_reg_549                       |     9|          2|  480|        960|
    |shiftreg60_reg_506                       |     9|          2|  480|        960|
    |shiftreg_reg_750                         |     9|          2|  480|        960|
    +-----------------------------------------+------+-----------+-----+-----------+
    |Total                                    |  2718|        538| 6241|      15006|
    +-----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                     |  369|   0|  369|          0|
    |ap_enable_reg_pp0_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp10_iter0                      |    1|   0|    1|          0|
    |ap_enable_reg_pp10_iter1                      |    1|   0|    1|          0|
    |ap_enable_reg_pp11_iter0                      |    1|   0|    1|          0|
    |ap_enable_reg_pp11_iter1                      |    1|   0|    1|          0|
    |ap_enable_reg_pp11_iter2                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp9_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp9_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp9_iter2                       |    1|   0|    1|          0|
    |ap_rst_n_inv                                  |    1|   0|    1|          0|
    |ap_rst_reg_1                                  |    1|   0|    1|          0|
    |ap_rst_reg_2                                  |    1|   0|    1|          0|
    |axi01_parambuf_ptr0_read_reg_1372             |   64|   0|   64|          0|
    |axi02_ibuf_ptr0_read_reg_1367                 |   64|   0|   64|          0|
    |axi03_obuf_ptr0_read_reg_1362                 |   64|   0|   64|          0|
    |empty_101_reg_1682                            |    1|   0|    1|          0|
    |empty_101_reg_1682_pp11_iter1_reg             |    1|   0|    1|          0|
    |empty_45_reg_1389                             |   13|   0|   13|          0|
    |empty_48_reg_1398                             |    1|   0|    1|          0|
    |empty_48_reg_1398_pp0_iter1_reg               |    1|   0|    1|          0|
    |empty_56_reg_1445                             |    1|   0|    1|          0|
    |empty_56_reg_1445_pp2_iter1_reg               |    1|   0|    1|          0|
    |empty_60_reg_1468                             |   13|   0|   13|          0|
    |empty_63_reg_1477                             |    1|   0|    1|          0|
    |empty_63_reg_1477_pp3_iter1_reg               |    1|   0|    1|          0|
    |empty_71_reg_1524                             |    1|   0|    1|          0|
    |empty_71_reg_1524_pp5_iter1_reg               |    1|   0|    1|          0|
    |empty_75_reg_1547                             |   13|   0|   13|          0|
    |empty_78_reg_1556                             |    1|   0|    1|          0|
    |empty_78_reg_1556_pp6_iter1_reg               |    1|   0|    1|          0|
    |empty_86_reg_1603                             |    1|   0|    1|          0|
    |empty_86_reg_1603_pp8_iter1_reg               |    1|   0|    1|          0|
    |empty_90_reg_1626                             |   13|   0|   13|          0|
    |empty_93_reg_1635                             |    1|   0|    1|          0|
    |empty_93_reg_1635_pp9_iter1_reg               |    1|   0|    1|          0|
    |exitcond11_reg_1673                           |    1|   0|    1|          0|
    |exitcond11_reg_1673_pp11_iter1_reg            |    1|   0|    1|          0|
    |exitcond2713_reg_1631                         |    1|   0|    1|          0|
    |exitcond2713_reg_1631_pp9_iter1_reg           |    1|   0|    1|          0|
    |exitcond2814_reg_1594                         |    1|   0|    1|          0|
    |exitcond2814_reg_1594_pp8_iter1_reg           |    1|   0|    1|          0|
    |exitcond3217_reg_1552                         |    1|   0|    1|          0|
    |exitcond3217_reg_1552_pp6_iter1_reg           |    1|   0|    1|          0|
    |exitcond3318_reg_1515                         |    1|   0|    1|          0|
    |exitcond3318_reg_1515_pp5_iter1_reg           |    1|   0|    1|          0|
    |exitcond3721_reg_1473                         |    1|   0|    1|          0|
    |exitcond3721_reg_1473_pp3_iter1_reg           |    1|   0|    1|          0|
    |exitcond3822_reg_1436                         |    1|   0|    1|          0|
    |exitcond3822_reg_1436_pp2_iter1_reg           |    1|   0|    1|          0|
    |exitcond4225_reg_1394                         |    1|   0|    1|          0|
    |exitcond4225_reg_1394_pp0_iter1_reg           |    1|   0|    1|          0|
    |i_1_cast_reg_1500                             |   13|   0|   64|         51|
    |i_1_reg_594                                   |   13|   0|   13|          0|
    |i_2_cast_reg_1579                             |   13|   0|   64|         51|
    |i_2_reg_661                                   |   13|   0|   13|          0|
    |i_3_cast_reg_1658                             |   13|   0|   64|         51|
    |i_3_reg_728                                   |   13|   0|   13|          0|
    |i_cast_reg_1421                               |   13|   0|   64|         51|
    |i_reg_527                                     |   13|   0|   13|          0|
    |icmp_ln110_reg_1496                           |    1|   0|    1|          0|
    |icmp_ln131_reg_1575                           |    1|   0|    1|          0|
    |icmp_ln152_reg_1654                           |    1|   0|    1|          0|
    |icmp_ln89_reg_1417                            |    1|   0|    1|          0|
    |loop_index10_reg_672                          |   13|   0|   13|          0|
    |loop_index13_reg_628                          |   13|   0|   13|          0|
    |loop_index13_reg_628_pp6_iter1_reg            |   13|   0|   13|          0|
    |loop_index16_reg_605                          |   13|   0|   13|          0|
    |loop_index19_reg_561                          |   13|   0|   13|          0|
    |loop_index19_reg_561_pp3_iter1_reg            |   13|   0|   13|          0|
    |loop_index22_reg_538                          |   13|   0|   13|          0|
    |loop_index25_reg_494                          |   13|   0|   13|          0|
    |loop_index25_reg_494_pp0_iter1_reg            |   13|   0|   13|          0|
    |loop_index7_reg_695                           |   13|   0|   13|          0|
    |loop_index7_reg_695_pp9_iter1_reg             |   13|   0|   13|          0|
    |loop_index_reg_739                            |   13|   0|   13|          0|
    |m00_imem_axi_addr_read_reg_1402               |  512|   0|  512|          0|
    |m00_imem_axi_addr_reg_1382                    |   64|   0|   64|          0|
    |m00_imem_axi_output_buffer_load_reg_1450      |   32|   0|   32|          0|
    |m01_parambuf_axi_addr_read_reg_1481           |  512|   0|  512|          0|
    |m01_parambuf_axi_addr_reg_1461                |   64|   0|   64|          0|
    |m01_parambuf_axi_output_buffer_load_reg_1529  |   32|   0|   32|          0|
    |m02_ibuf_axi_addr_read_reg_1560               |  512|   0|  512|          0|
    |m02_ibuf_axi_addr_reg_1540                    |   64|   0|   64|          0|
    |m02_ibuf_axi_output_buffer_load_reg_1608      |   32|   0|   32|          0|
    |m03_obuf_axi_addr_read_reg_1639               |  512|   0|  512|          0|
    |m03_obuf_axi_addr_reg_1619                    |   64|   0|   64|          0|
    |m03_obuf_axi_output_buffer_load_reg_1687      |   32|   0|   32|          0|
    |shiftreg48_reg_707                            |  480|   0|  480|          0|
    |shiftreg50_reg_683                            |  480|   0|  480|          0|
    |shiftreg52_reg_640                            |  480|   0|  480|          0|
    |shiftreg54_reg_616                            |  480|   0|  480|          0|
    |shiftreg56_reg_573                            |  480|   0|  480|          0|
    |shiftreg58_reg_549                            |  480|   0|  480|          0|
    |shiftreg60_reg_506                            |  480|   0|  480|          0|
    |shiftreg_reg_750                              |  480|   0|  480|          0|
    |trunc_ln_reg_1377                             |   58|   0|   58|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 7274|   0| 7478|        204|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID            |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY            |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR             |   in|    8|       s_axi|           control|        scalar|
|s_axi_control_WVALID             |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY             |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA              |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB              |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID            |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY            |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR             |   in|    8|       s_axi|           control|        scalar|
|s_axi_control_RVALID             |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY             |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA              |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP              |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID             |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY             |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP              |  out|    2|       s_axi|           control|        scalar|
|ap_clk                           |   in|    1|  ap_ctrl_hs|     systolic_fpga|  return value|
|ap_rst_n                         |   in|    1|  ap_ctrl_hs|     systolic_fpga|  return value|
|interrupt                        |  out|    1|  ap_ctrl_hs|     systolic_fpga|  return value|
|m_axi_m00_imem_axi_AWVALID       |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWREADY       |   in|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWADDR        |  out|   64|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWID          |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWLEN         |  out|    8|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWSIZE        |  out|    3|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWBURST       |  out|    2|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWLOCK        |  out|    2|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWCACHE       |  out|    4|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWPROT        |  out|    3|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWQOS         |  out|    4|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWREGION      |  out|    4|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_AWUSER        |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_WVALID        |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_WREADY        |   in|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_WDATA         |  out|  512|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_WSTRB         |  out|   64|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_WLAST         |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_WID           |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_WUSER         |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARVALID       |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARREADY       |   in|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARADDR        |  out|   64|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARID          |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARLEN         |  out|    8|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARSIZE        |  out|    3|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARBURST       |  out|    2|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARLOCK        |  out|    2|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARCACHE       |  out|    4|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARPROT        |  out|    3|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARQOS         |  out|    4|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARREGION      |  out|    4|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_ARUSER        |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_RVALID        |   in|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_RREADY        |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_RDATA         |   in|  512|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_RLAST         |   in|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_RID           |   in|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_RUSER         |   in|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_RRESP         |   in|    2|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_BVALID        |   in|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_BREADY        |  out|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_BRESP         |   in|    2|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_BID           |   in|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m00_imem_axi_BUSER         |   in|    1|       m_axi|      m00_imem_axi|       pointer|
|m_axi_m01_parambuf_axi_AWVALID   |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWREADY   |   in|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWADDR    |  out|   64|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWID      |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWLEN     |  out|    8|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWSIZE    |  out|    3|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWBURST   |  out|    2|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWLOCK    |  out|    2|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWCACHE   |  out|    4|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWPROT    |  out|    3|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWQOS     |  out|    4|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWREGION  |  out|    4|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_AWUSER    |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_WVALID    |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_WREADY    |   in|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_WDATA     |  out|  512|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_WSTRB     |  out|   64|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_WLAST     |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_WID       |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_WUSER     |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARVALID   |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARREADY   |   in|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARADDR    |  out|   64|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARID      |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARLEN     |  out|    8|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARSIZE    |  out|    3|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARBURST   |  out|    2|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARLOCK    |  out|    2|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARCACHE   |  out|    4|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARPROT    |  out|    3|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARQOS     |  out|    4|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARREGION  |  out|    4|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_ARUSER    |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_RVALID    |   in|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_RREADY    |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_RDATA     |   in|  512|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_RLAST     |   in|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_RID       |   in|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_RUSER     |   in|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_RRESP     |   in|    2|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_BVALID    |   in|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_BREADY    |  out|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_BRESP     |   in|    2|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_BID       |   in|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m01_parambuf_axi_BUSER     |   in|    1|       m_axi|  m01_parambuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWVALID       |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWREADY       |   in|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWADDR        |  out|   64|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWID          |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWLEN         |  out|    8|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWSIZE        |  out|    3|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWBURST       |  out|    2|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWLOCK        |  out|    2|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWCACHE       |  out|    4|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWPROT        |  out|    3|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWQOS         |  out|    4|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWREGION      |  out|    4|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_AWUSER        |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_WVALID        |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_WREADY        |   in|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_WDATA         |  out|  512|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_WSTRB         |  out|   64|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_WLAST         |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_WID           |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_WUSER         |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARVALID       |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARREADY       |   in|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARADDR        |  out|   64|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARID          |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARLEN         |  out|    8|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARSIZE        |  out|    3|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARBURST       |  out|    2|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARLOCK        |  out|    2|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARCACHE       |  out|    4|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARPROT        |  out|    3|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARQOS         |  out|    4|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARREGION      |  out|    4|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_ARUSER        |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_RVALID        |   in|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_RREADY        |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_RDATA         |   in|  512|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_RLAST         |   in|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_RID           |   in|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_RUSER         |   in|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_RRESP         |   in|    2|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_BVALID        |   in|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_BREADY        |  out|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_BRESP         |   in|    2|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_BID           |   in|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m02_ibuf_axi_BUSER         |   in|    1|       m_axi|      m02_ibuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWVALID       |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWREADY       |   in|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWADDR        |  out|   64|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWID          |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWLEN         |  out|    8|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWSIZE        |  out|    3|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWBURST       |  out|    2|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWLOCK        |  out|    2|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWCACHE       |  out|    4|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWPROT        |  out|    3|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWQOS         |  out|    4|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWREGION      |  out|    4|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_AWUSER        |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_WVALID        |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_WREADY        |   in|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_WDATA         |  out|  512|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_WSTRB         |  out|   64|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_WLAST         |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_WID           |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_WUSER         |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARVALID       |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARREADY       |   in|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARADDR        |  out|   64|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARID          |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARLEN         |  out|    8|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARSIZE        |  out|    3|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARBURST       |  out|    2|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARLOCK        |  out|    2|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARCACHE       |  out|    4|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARPROT        |  out|    3|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARQOS         |  out|    4|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARREGION      |  out|    4|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_ARUSER        |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_RVALID        |   in|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_RREADY        |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_RDATA         |   in|  512|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_RLAST         |   in|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_RID           |   in|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_RUSER         |   in|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_RRESP         |   in|    2|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_BVALID        |   in|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_BREADY        |  out|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_BRESP         |   in|    2|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_BID           |   in|    1|       m_axi|      m03_obuf_axi|       pointer|
|m_axi_m03_obuf_axi_BUSER         |   in|    1|       m_axi|      m03_obuf_axi|       pointer|
+---------------------------------+-----+-----+------------+------------------+--------------+

