{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637785007477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637785007477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 24 15:16:47 2021 " "Processing started: Wed Nov 24 15:16:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637785007477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785007477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_sys -c nios_sys " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_sys -c nios_sys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785007478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637785008203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637785008203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1 " "Found entity 1: nios_system_mm_interconnect_1" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_1_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_1_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux_001.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018152 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_rsp_mux " "Found entity 1: nios_system_mm_interconnect_1_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_rsp_demux_001 " "Found entity 1: nios_system_mm_interconnect_1_rsp_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_demux_001.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_rsp_demux " "Found entity 1: nios_system_mm_interconnect_1_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_1_cmd_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_mux_001.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_cmd_mux " "Found entity 1: nios_system_mm_interconnect_1_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_1_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_demux_001.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_cmd_demux " "Found entity 1: nios_system_mm_interconnect_1_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637785018159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637785018159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_1_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018160 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_1_router_003 " "Found entity 2: nios_system_mm_interconnect_1_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637785018160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637785018161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_1_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018161 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_1_router_002 " "Found entity 2: nios_system_mm_interconnect_1_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637785018162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637785018162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_1_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018162 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_1_router_001 " "Found entity 2: nios_system_mm_interconnect_1_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637785018163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637785018163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_1_router_default_decode " "Found entity 1: nios_system_mm_interconnect_1_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018163 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_1_router " "Found entity 2: nios_system_mm_interconnect_1_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_d_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_d_memory " "Found entity 1: nios_system_onchip_d_memory" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_d_memory.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_onchip_d_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_Ir_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_Ir_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_Ir_memory " "Found entity 1: nios_system_onchip_Ir_memory" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_Ir_memory.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_onchip_Ir_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0 " "Found entity 1: nios_system_nios2_gen2_0" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_gen2_0_cpu " "Found entity 21: nios_system_nios2_gen2_0_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_system_nios2_gen2_0_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018197 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018197 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018197 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018197 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACCELERATOR_AVALON_INTERFACE " "Found entity 1: ACCELERATOR_AVALON_INTERFACE" {  } { { "nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/ACCELERATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/ACCELERATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACCELERATOR " "Found entity 1: ACCELERATOR" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDER_Out Adder_out ADDER.v(54) " "Verilog HDL Declaration information at ADDER.v(54): object \"ADDER_Out\" differs only in case from object \"Adder_out\" in the same scope" {  } { { "nios_system/synthesis/submodules/ADDER.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ADDER.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637785018204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/ADDER.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/ADDER.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "nios_system/synthesis/submodules/ADDER.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ADDER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/ADDER_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/ADDER_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_STATEMACHINE " "Found entity 1: ADDER_STATEMACHINE" {  } { { "nios_system/synthesis/submodules/ADDER_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ADDER_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/CALC_UNIT.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/CALC_UNIT.v" { { "Info" "ISGN_ENTITY_NAME" "1 CALC_UNIT " "Found entity 1: CALC_UNIT" {  } { { "nios_system/synthesis/submodules/CALC_UNIT.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/CALC_UNIT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/CHANNEL_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/CHANNEL_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHANNEL_MEM " "Found entity 1: CHANNEL_MEM" {  } { { "nios_system/synthesis/submodules/CHANNEL_MEM.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/CHANNEL_MEM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/CONV_SELECTOR.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/CONV_SELECTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONV_SELECTOR " "Found entity 1: CONV_SELECTOR" {  } { { "nios_system/synthesis/submodules/CONV_SELECTOR.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/CONV_SELECTOR.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/COUNTER_CH.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/COUNTER_CH.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_CH " "Found entity 1: COUNTER_CH" {  } { { "nios_system/synthesis/submodules/COUNTER_CH.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/COUNTER_CH.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/COUNTER_LOAD_NEG.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/COUNTER_LOAD_NEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_LOAD_NEG " "Found entity 1: COUNTER_LOAD_NEG" {  } { { "nios_system/synthesis/submodules/COUNTER_LOAD_NEG.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/COUNTER_LOAD_NEG.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/COUNTER_NEG.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/COUNTER_NEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_NEG " "Found entity 1: COUNTER_NEG" {  } { { "nios_system/synthesis/submodules/COUNTER_NEG.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/COUNTER_NEG.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/COUNTER_NEXT_ROW.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/COUNTER_NEXT_ROW.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_NEXT_ROW " "Found entity 1: COUNTER_NEXT_ROW" {  } { { "nios_system/synthesis/submodules/COUNTER_NEXT_ROW.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/COUNTER_NEXT_ROW.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/COUNTER_OFFSET_NEG.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/COUNTER_OFFSET_NEG.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_OFFSET_NEG " "Found entity 1: COUNTER_OFFSET_NEG" {  } { { "nios_system/synthesis/submodules/COUNTER_OFFSET_NEG.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/COUNTER_OFFSET_NEG.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/COUNTER_OFFSET_POS.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/COUNTER_OFFSET_POS.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_OFFSET_POS " "Found entity 1: COUNTER_OFFSET_POS" {  } { { "nios_system/synthesis/submodules/COUNTER_OFFSET_POS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/COUNTER_OFFSET_POS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/COUNTER_POS.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/COUNTER_POS.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_POS " "Found entity 1: COUNTER_POS" {  } { { "nios_system/synthesis/submodules/COUNTER_POS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/COUNTER_POS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/DEMUX_169.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/DEMUX_169.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_169 " "Found entity 1: DEMUX_169" {  } { { "nios_system/synthesis/submodules/DEMUX_169.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/DEMUX_169.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/DEMUX_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/DEMUX_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1_2 " "Found entity 1: DEMUX_1_2" {  } { { "nios_system/synthesis/submodules/DEMUX_1_2.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/DEMUX_1_2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/DEMUX_1_3.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/DEMUX_1_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1_3 " "Found entity 1: DEMUX_1_3" {  } { { "nios_system/synthesis/submodules/DEMUX_1_3.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/DEMUX_1_3.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/FCLOCK.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/FCLOCK.v" { { "Info" "ISGN_ENTITY_NAME" "1 FCLOCK " "Found entity 1: FCLOCK" {  } { { "nios_system/synthesis/submodules/FCLOCK.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/FCLOCK.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "nios_system/synthesis/submodules/FIFO.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/FIFO.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/MAIN_STM.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/MAIN_STM.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_STM " "Found entity 1: MAIN_STM" {  } { { "nios_system/synthesis/submodules/MAIN_STM.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MAIN_STM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/MEMCH_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/MEMCH_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMCH_STATEMACHINE " "Found entity 1: MEMCH_STATEMACHINE" {  } { { "nios_system/synthesis/submodules/MEMCH_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MEMCH_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/MEMORIES_CHANNEL.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORIES_CHANNEL " "Found entity 1: MEMORIES_CHANNEL" {  } { { "nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/MUX169.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/MUX169.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_169 " "Found entity 1: MUX_169" {  } { { "nios_system/synthesis/submodules/MUX169.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MUX169.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/MUXDC.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/MUXDC.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXDC " "Found entity 1: MUXDC" {  } { { "nios_system/synthesis/submodules/MUXDC.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MUXDC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/MUXDC_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/MUXDC_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXDC_STATEMACHINE " "Found entity 1: MUXDC_STATEMACHINE" {  } { { "nios_system/synthesis/submodules/MUXDC_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MUXDC_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/MUX_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/MUX_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "nios_system/synthesis/submodules/MUX_2_1.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MUX_2_1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/OFFSET_ADDER.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/OFFSET_ADDER.v" { { "Info" "ISGN_ENTITY_NAME" "1 OFFSET_ADDER " "Found entity 1: OFFSET_ADDER" {  } { { "nios_system/synthesis/submodules/OFFSET_ADDER.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OFFSET_ADDER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/OFMI.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/OFMI.v" { { "Info" "ISGN_ENTITY_NAME" "1 OFMI " "Found entity 1: OFMI" {  } { { "nios_system/synthesis/submodules/OFMI.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OFMI.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/OFMI_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/OFMI_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 OFMI_STATEMACHINE " "Found entity 1: OFMI_STATEMACHINE" {  } { { "nios_system/synthesis/submodules/OFMI_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OFMI_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/OMDC.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/OMDC.v" { { "Info" "ISGN_ENTITY_NAME" "1 OMDC " "Found entity 1: OMDC" {  } { { "nios_system/synthesis/submodules/OMDC.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OMDC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/OMDC_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/OMDC_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 OMDC_STATEMACHINE " "Found entity 1: OMDC_STATEMACHINE" {  } { { "nios_system/synthesis/submodules/OMDC_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OMDC_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/ONEDCONV.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/ONEDCONV.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONEDCONV " "Found entity 1: ONEDCONV" {  } { { "nios_system/synthesis/submodules/ONEDCONV.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ONEDCONV.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/ONEDCONV_OEN.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/ONEDCONV_OEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONEDCONV_OEN " "Found entity 1: ONEDCONV_OEN" {  } { { "nios_system/synthesis/submodules/ONEDCONV_OEN.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ONEDCONV_OEN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/ONEDCONV_SET_EN.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/ONEDCONV_SET_EN.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONEDCONV_SET_EN " "Found entity 1: ONEDCONV_SET_EN" {  } { { "nios_system/synthesis/submodules/ONEDCONV_SET_EN.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ONEDCONV_SET_EN.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/ONEDCONV_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/ONEDCONV_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONEDCONV_STATEMACHINE " "Found entity 1: ONEDCONV_STATEMACHINE" {  } { { "nios_system/synthesis/submodules/ONEDCONV_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ONEDCONV_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/OUT_REG.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/OUT_REG.v" { { "Info" "ISGN_ENTITY_NAME" "1 OUT_REG " "Found entity 1: OUT_REG" {  } { { "nios_system/synthesis/submodules/OUT_REG.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OUT_REG.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/OWMC.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/OWMC.v" { { "Info" "ISGN_ENTITY_NAME" "1 OWMC " "Found entity 1: OWMC" {  } { { "nios_system/synthesis/submodules/OWMC.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OWMC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/OWMC_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/OWMC_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 OWMC_STATEMACHINE " "Found entity 1: OWMC_STATEMACHINE" {  } { { "nios_system/synthesis/submodules/OWMC_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OWMC_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/PE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/PE.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "nios_system/synthesis/submodules/PE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/PE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/PEDC.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/PEDC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEDC " "Found entity 1: PEDC" {  } { { "nios_system/synthesis/submodules/PEDC.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/PEDC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/PEDC_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/PEDC_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 PEDC_STATEMACHINE " "Found entity 1: PEDC_STATEMACHINE" {  } { { "nios_system/synthesis/submodules/PEDC_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/PEDC_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "nios_system/synthesis/submodules/RAM.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/RAM.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/RBUS.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/RBUS.v" { { "Info" "ISGN_ENTITY_NAME" "1 RBUS " "Found entity 1: RBUS" {  } { { "nios_system/synthesis/submodules/RBUS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/RBUS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/RBUS_STATEMACHINE.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/RBUS_STATEMACHINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 RBUS_STATEMACHINE " "Found entity 1: RBUS_STATEMACHINE" {  } { { "nios_system/synthesis/submodules/RBUS_STATEMACHINE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/RBUS_STATEMACHINE.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/SIMPLE_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/SIMPLE_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIMPLE_COUNTER " "Found entity 1: SIMPLE_COUNTER" {  } { { "nios_system/synthesis/submodules/SIMPLE_COUNTER.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/SIMPLE_COUNTER.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/STRIDE_CLEAR.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/STRIDE_CLEAR.v" { { "Info" "ISGN_ENTITY_NAME" "1 STRIDE_CLEAR " "Found entity 1: STRIDE_CLEAR" {  } { { "nios_system/synthesis/submodules/STRIDE_CLEAR.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/STRIDE_CLEAR.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/WREG.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/WREG.v" { { "Info" "ISGN_ENTITY_NAME" "1 WREG " "Found entity 1: WREG" {  } { { "nios_system/synthesis/submodules/WREG.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/WREG.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/SET_CLR.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/SET_CLR.v" { { "Info" "ISGN_ENTITY_NAME" "1 SET_CLR " "Found entity 1: SET_CLR" {  } { { "nios_system/synthesis/submodules/SET_CLR.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/SET_CLR.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/CONFI_REGS.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/CONFI_REGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONFI_REGS " "Found entity 1: CONFI_REGS" {  } { { "nios_system/synthesis/submodules/CONFI_REGS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/CONFI_REGS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/DEMUX_1_11.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/DEMUX_1_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1_11 " "Found entity 1: DEMUX_1_11" {  } { { "nios_system/synthesis/submodules/DEMUX_1_11.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/DEMUX_1_11.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/NIOS_SYS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/NIOS_SYS.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_SYS " "Found entity 1: NIOS_SYS" {  } { { "../rtl/NIOS_SYS.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/NIOS_SYS.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785018246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785018246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS_SYS " "Elaborating entity \"NIOS_SYS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637785018349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:u0 " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:u0\"" {  } { { "../rtl/NIOS_SYS.v" "u0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/rtl/NIOS_SYS.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACCELERATOR_AVALON_INTERFACE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0 " "Elaborating entity \"ACCELERATOR_AVALON_INTERFACE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\"" {  } { { "nios_system/synthesis/nios_system.v" "cnn_accelerator_avalon_0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Conf_Regs_We ACCELERATOR_AVALON_INTERFACE.v(106) " "Verilog HDL or VHDL warning at ACCELERATOR_AVALON_INTERFACE.v(106): object \"Conf_Regs_We\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637785018382 "|NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Conf_Regs_Re ACCELERATOR_AVALON_INTERFACE.v(107) " "Verilog HDL or VHDL warning at ACCELERATOR_AVALON_INTERFACE.v(107): object \"Conf_Regs_Re\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637785018382 "|NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AVS_s0_readdata ACCELERATOR_AVALON_INTERFACE.v(97) " "Output port \"AVS_s0_readdata\" at ACCELERATOR_AVALON_INTERFACE.v(97) has no driver" {  } { { "nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1637785018387 "|NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACCELERATOR nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator " "Elaborating entity \"ACCELERATOR\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" "Cnn_Accelerator" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR_AVALON_INTERFACE.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OWMC nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc " "Elaborating entity \"OWMC\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Owmc" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|RAM:OWM " "Elaborating entity \"RAM\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|RAM:OWM\"" {  } { { "nios_system/synthesis/submodules/OWMC.v" "OWM" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OWMC.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_NEG nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|COUNTER_NEG:Counter_Dmux " "Elaborating entity \"COUNTER_NEG\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|COUNTER_NEG:Counter_Dmux\"" {  } { { "nios_system/synthesis/submodules/OWMC.v" "Counter_Dmux" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OWMC.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_OFFSET_NEG nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|COUNTER_OFFSET_NEG:Counter_Ram " "Elaborating entity \"COUNTER_OFFSET_NEG\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|COUNTER_OFFSET_NEG:Counter_Ram\"" {  } { { "nios_system/synthesis/submodules/OWMC.v" "Counter_Ram" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OWMC.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OFFSET_ADDER nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|OFFSET_ADDER:Offset_Adder " "Elaborating entity \"OFFSET_ADDER\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|OFFSET_ADDER:Offset_Adder\"" {  } { { "nios_system/synthesis/submodules/OWMC.v" "Offset_Adder" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OWMC.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OWMC_STATEMACHINE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|OWMC_STATEMACHINE:Owmc_Statemachine " "Elaborating entity \"OWMC_STATEMACHINE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|OWMC_STATEMACHINE:Owmc_Statemachine\"" {  } { { "nios_system/synthesis/submodules/OWMC.v" "Owmc_Statemachine" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OWMC.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OFMI nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OFMI:Ofmi " "Elaborating entity \"OFMI\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OFMI:Ofmi\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Ofmi" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_OFFSET_POS nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OFMI:Ofmi\|COUNTER_OFFSET_POS:Counter " "Elaborating entity \"COUNTER_OFFSET_POS\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OFMI:Ofmi\|COUNTER_OFFSET_POS:Counter\"" {  } { { "nios_system/synthesis/submodules/OFMI.v" "Counter" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OFMI.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OFMI_STATEMACHINE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OFMI:Ofmi\|OFMI_STATEMACHINE:Ofmi_Statemachine " "Elaborating entity \"OFMI_STATEMACHINE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OFMI:Ofmi\|OFMI_STATEMACHINE:Ofmi_Statemachine\"" {  } { { "nios_system/synthesis/submodules/OFMI.v" "Ofmi_Statemachine" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OFMI.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_1_2 nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|DEMUX_1_2:Demux_1_2 " "Elaborating entity \"DEMUX_1_2\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|DEMUX_1_2:Demux_1_2\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Demux_1_2" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OMDC nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc " "Elaborating entity \"OMDC\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Omdc" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_POS nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|COUNTER_POS:Counter_Eqcw " "Elaborating entity \"COUNTER_POS\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|COUNTER_POS:Counter_Eqcw\"" {  } { { "nios_system/synthesis/submodules/OMDC.v" "Counter_Eqcw" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OMDC.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_LOAD_NEG nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|COUNTER_LOAD_NEG:Counter_Eqst " "Elaborating entity \"COUNTER_LOAD_NEG\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|COUNTER_LOAD_NEG:Counter_Eqst\"" {  } { { "nios_system/synthesis/submodules/OMDC.v" "Counter_Eqst" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OMDC.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STRIDE_CLEAR nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|STRIDE_CLEAR:Counter_Stride_Clear " "Elaborating entity \"STRIDE_CLEAR\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|STRIDE_CLEAR:Counter_Stride_Clear\"" {  } { { "nios_system/synthesis/submodules/OMDC.v" "Counter_Stride_Clear" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OMDC.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018602 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "STRIDE_CLEAR_Eqst_Flag STRIDE_CLEAR.v(51) " "Verilog HDL Always Construct warning at STRIDE_CLEAR.v(51): variable \"STRIDE_CLEAR_Eqst_Flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios_system/synthesis/submodules/STRIDE_CLEAR.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/STRIDE_CLEAR.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637785018603 "|NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|OMDC:Omdc|STRIDE_CLEAR:Counter_Stride_Clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_POS nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|COUNTER_POS:Counter_Crow " "Elaborating entity \"COUNTER_POS\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|COUNTER_POS:Counter_Crow\"" {  } { { "nios_system/synthesis/submodules/OMDC.v" "Counter_Crow" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OMDC.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_POS nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|COUNTER_POS:Counter_Eqcif " "Elaborating entity \"COUNTER_POS\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|COUNTER_POS:Counter_Eqcif\"" {  } { { "nios_system/synthesis/submodules/OMDC.v" "Counter_Eqcif" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OMDC.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OMDC_STATEMACHINE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|OMDC_STATEMACHINE:Omdc_Statemachine " "Elaborating entity \"OMDC_STATEMACHINE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|OMDC_STATEMACHINE:Omdc_Statemachine\"" {  } { { "nios_system/synthesis/submodules/OMDC.v" "Omdc_Statemachine" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OMDC.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONEDCONV nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0 " "Elaborating entity \"ONEDCONV\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\"" {  } { { "nios_system/synthesis/submodules/OMDC.v" "OneDConv0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OMDC.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONEDCONV_STATEMACHINE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\|ONEDCONV_STATEMACHINE:State_Machine " "Elaborating entity \"ONEDCONV_STATEMACHINE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\|ONEDCONV_STATEMACHINE:State_Machine\"" {  } { { "nios_system/synthesis/submodules/ONEDCONV.v" "State_Machine" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ONEDCONV.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_NEXT_ROW nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\|COUNTER_NEXT_ROW:CounterNextRow " "Elaborating entity \"COUNTER_NEXT_ROW\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\|COUNTER_NEXT_ROW:CounterNextRow\"" {  } { { "nios_system/synthesis/submodules/ONEDCONV.v" "CounterNextRow" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ONEDCONV.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONEDCONV_SET_EN nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\|ONEDCONV_SET_EN:OneDConvSetEn " "Elaborating entity \"ONEDCONV_SET_EN\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\|ONEDCONV_SET_EN:OneDConvSetEn\"" {  } { { "nios_system/synthesis/submodules/ONEDCONV.v" "OneDConvSetEn" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ONEDCONV.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SET_CLR nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\|SET_CLR:Set_Clr " "Elaborating entity \"SET_CLR\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\|SET_CLR:Set_Clr\"" {  } { { "nios_system/synthesis/submodules/ONEDCONV.v" "Set_Clr" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ONEDCONV.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONEDCONV_OEN nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\|ONEDCONV_OEN:OneDConvOe " "Elaborating entity \"ONEDCONV_OEN\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|ONEDCONV:OneDConv0\|ONEDCONV_OEN:OneDConvOe\"" {  } { { "nios_system/synthesis/submodules/ONEDCONV.v" "OneDConvOe" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ONEDCONV.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_SELECTOR nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|CONV_SELECTOR:Conv_Selector " "Elaborating entity \"CONV_SELECTOR\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OMDC:Omdc\|CONV_SELECTOR:Conv_Selector\"" {  } { { "nios_system/synthesis/submodules/OMDC.v" "Conv_Selector" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/OMDC.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_169 nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|DEMUX_169:Demux_Data " "Elaborating entity \"DEMUX_169\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|DEMUX_169:Demux_Data\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Demux_Data" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_169 nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|DEMUX_169:Demux_Set " "Elaborating entity \"DEMUX_169\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|DEMUX_169:Demux_Set\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Demux_Set" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WREG nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|WREG:Wreg0 " "Elaborating entity \"WREG\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|WREG:Wreg0\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Wreg0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|PE:Pe0 " "Elaborating entity \"PE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|PE:Pe0\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Pe0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUT_REG nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|PE:Pe0\|OUT_REG:Out_Reg " "Elaborating entity \"OUT_REG\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|PE:Pe0\|OUT_REG:Out_Reg\"" {  } { { "nios_system/synthesis/submodules/PE.v" "Out_Reg" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/PE.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PEDC nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|PEDC:Pedc " "Elaborating entity \"PEDC\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|PEDC:Pedc\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Pedc" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018982 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Pedc_Statemachine_Set_Signal_En PEDC.v(61) " "Verilog HDL Always Construct warning at PEDC.v(61): variable \"Pedc_Statemachine_Set_Signal_En\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nios_system/synthesis/submodules/PEDC.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/PEDC.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637785018982 "|NIOS_SYS|nios_system:u0|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0|ACCELERATOR:Cnn_Accelerator|PEDC:Pedc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PEDC_STATEMACHINE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|PEDC:Pedc\|PEDC_STATEMACHINE:Pedc_Statemachine " "Elaborating entity \"PEDC_STATEMACHINE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|PEDC:Pedc\|PEDC_STATEMACHINE:Pedc_Statemachine\"" {  } { { "nios_system/synthesis/submodules/PEDC.v" "Pedc_Statemachine" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/PEDC.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FCLOCK nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FCLOCK:Fclock " "Elaborating entity \"FCLOCK\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FCLOCK:Fclock\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Fclock" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo0 " "Elaborating entity \"FIFO\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo0\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Ofifo0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785018995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MUX_2_1:Mux0 " "Elaborating entity \"MUX_2_1\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MUX_2_1:Mux0\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Mux0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 2547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CALC_UNIT nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|CALC_UNIT:Calc_Unit " "Elaborating entity \"CALC_UNIT\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|CALC_UNIT:Calc_Unit\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Calc_Unit" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_169 nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MUX_169:Mux169 " "Elaborating entity \"MUX_169\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MUX_169:Mux169\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Mux169" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIES_CHANNEL nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel " "Elaborating entity \"MEMORIES_CHANNEL\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Memories_Channel" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 3020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_1_3 nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|DEMUX_1_3:Demux_Data " "Elaborating entity \"DEMUX_1_3\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|DEMUX_1_3:Demux_Data\"" {  } { { "nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" "Demux_Data" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_1_3 nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|DEMUX_1_3:Demux_We " "Elaborating entity \"DEMUX_1_3\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|DEMUX_1_3:Demux_We\"" {  } { { "nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" "Demux_We" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_CH nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|COUNTER_CH:Counter_Ch " "Elaborating entity \"COUNTER_CH\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|COUNTER_CH:Counter_Ch\"" {  } { { "nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" "Counter_Ch" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHANNEL_MEM nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem1 " "Elaborating entity \"CHANNEL_MEM\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem1\"" {  } { { "nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" "Chmem1" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMCH_STATEMACHINE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|MEMCH_STATEMACHINE:Memch_Statemachine " "Elaborating entity \"MEMCH_STATEMACHINE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|MEMCH_STATEMACHINE:Memch_Statemachine\"" {  } { { "nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" "Memch_Statemachine" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MEMORIES_CHANNEL.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|ADDER:Adder " "Elaborating entity \"ADDER\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|ADDER:Adder\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Adder" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 3046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMPLE_COUNTER nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|ADDER:Adder\|SIMPLE_COUNTER:Simple_Counter " "Elaborating entity \"SIMPLE_COUNTER\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|ADDER:Adder\|SIMPLE_COUNTER:Simple_Counter\"" {  } { { "nios_system/synthesis/submodules/ADDER.v" "Simple_Counter" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ADDER.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_STATEMACHINE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|ADDER:Adder\|ADDER_STATEMACHINE:Adder_Statemachine " "Elaborating entity \"ADDER_STATEMACHINE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|ADDER:Adder\|ADDER_STATEMACHINE:Adder_Statemachine\"" {  } { { "nios_system/synthesis/submodules/ADDER.v" "Adder_Statemachine" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ADDER.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RBUS nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|RBUS:Rbus " "Elaborating entity \"RBUS\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|RBUS:Rbus\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Rbus" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 3123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMPLE_COUNTER nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|RBUS:Rbus\|SIMPLE_COUNTER:Counter_Bus " "Elaborating entity \"SIMPLE_COUNTER\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|RBUS:Rbus\|SIMPLE_COUNTER:Counter_Bus\"" {  } { { "nios_system/synthesis/submodules/RBUS.v" "Counter_Bus" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/RBUS.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIMPLE_COUNTER nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|RBUS:Rbus\|SIMPLE_COUNTER:Counter_W_Size " "Elaborating entity \"SIMPLE_COUNTER\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|RBUS:Rbus\|SIMPLE_COUNTER:Counter_W_Size\"" {  } { { "nios_system/synthesis/submodules/RBUS.v" "Counter_W_Size" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/RBUS.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RBUS_STATEMACHINE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|RBUS:Rbus\|RBUS_STATEMACHINE:Rbus_Statemachine " "Elaborating entity \"RBUS_STATEMACHINE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|RBUS:Rbus\|RBUS_STATEMACHINE:Rbus_Statemachine\"" {  } { { "nios_system/synthesis/submodules/RBUS.v" "Rbus_Statemachine" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/RBUS.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXDC nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MUXDC:Muxdc " "Elaborating entity \"MUXDC\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MUXDC:Muxdc\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Muxdc" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXDC_STATEMACHINE nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MUXDC:Muxdc\|MUXDC_STATEMACHINE:Muxdc_Statemachine " "Elaborating entity \"MUXDC_STATEMACHINE\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MUXDC:Muxdc\|MUXDC_STATEMACHINE:Muxdc_Statemachine\"" {  } { { "nios_system/synthesis/submodules/MUXDC.v" "Muxdc_Statemachine" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/MUXDC.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_STM nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MAIN_STM:Main_Stm " "Elaborating entity \"MAIN_STM\" for hierarchy \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MAIN_STM:Main_Stm\"" {  } { { "nios_system/synthesis/submodules/ACCELERATOR.v" "Main_Stm" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/ACCELERATOR.v" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_jtag_uart_0\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart_0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_w nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_w" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "wfifo" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785019896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785019896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785019896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785019896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785019896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785019896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785019896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785019896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785019896 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785019896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785019940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785019940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785019946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785019946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785019953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785019953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785019996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785019996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785019997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785020045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785020045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785020046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785020094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785020094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785020095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_r nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_r" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785020103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "nios_system_jtag_uart_0_alt_jtag_atlantic" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785020453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785020482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785020482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785020482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785020482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785020482 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785020482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:u0\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0 nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_system_nios2_gen2_0\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios_system/synthesis/nios_system.v" "nios2_gen2_0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_system_nios2_gen2_0_cpu\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" "cpu" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_test_bench nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_test_bench:the_nios_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_test_bench:the_nios_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_test_bench" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_register_bank_a_module nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_register_bank_a" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021671 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785021671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785021724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785021724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_register_bank_b_module nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_register_bank_b" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_debug nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785021813 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785021813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_break nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_itrace nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785021975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_pib nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_im nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_avalon_reg nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_ocimem nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022129 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785022129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785022180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785022180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_wrapper nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_tck nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_sysclk nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022327 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785022327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:u0\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_Ir_memory nios_system:u0\|nios_system_onchip_Ir_memory:onchip_ir_memory " "Elaborating entity \"nios_system_onchip_Ir_memory\" for hierarchy \"nios_system:u0\|nios_system_onchip_Ir_memory:onchip_ir_memory\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_ir_memory" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_onchip_Ir_memory:onchip_ir_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_onchip_Ir_memory:onchip_ir_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_Ir_memory.v" "the_altsyncram" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_onchip_Ir_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_onchip_Ir_memory:onchip_ir_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_onchip_Ir_memory:onchip_ir_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_Ir_memory.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_onchip_Ir_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_onchip_Ir_memory:onchip_ir_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_onchip_Ir_memory:onchip_ir_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_Ir_memory.hex " "Parameter \"init_file\" = \"nios_system_onchip_Ir_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022371 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_Ir_memory.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_onchip_Ir_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785022371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ctn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ctn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ctn1 " "Found entity 1: altsyncram_ctn1" {  } { { "db/altsyncram_ctn1.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/altsyncram_ctn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785022420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785022420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ctn1 nios_system:u0\|nios_system_onchip_Ir_memory:onchip_ir_memory\|altsyncram:the_altsyncram\|altsyncram_ctn1:auto_generated " "Elaborating entity \"altsyncram_ctn1\" for hierarchy \"nios_system:u0\|nios_system_onchip_Ir_memory:onchip_ir_memory\|altsyncram:the_altsyncram\|altsyncram_ctn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_d_memory nios_system:u0\|nios_system_onchip_d_memory:onchip_d_memory " "Elaborating entity \"nios_system_onchip_d_memory\" for hierarchy \"nios_system:u0\|nios_system_onchip_d_memory:onchip_d_memory\"" {  } { { "nios_system/synthesis/nios_system.v" "onchip_d_memory" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:u0\|nios_system_onchip_d_memory:onchip_d_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:u0\|nios_system_onchip_d_memory:onchip_d_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_d_memory.v" "the_altsyncram" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_onchip_d_memory.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|nios_system_onchip_d_memory:onchip_d_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:u0\|nios_system_onchip_d_memory:onchip_d_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_d_memory.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_onchip_d_memory.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|nios_system_onchip_d_memory:onchip_d_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:u0\|nios_system_onchip_d_memory:onchip_d_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_d_memory.hex " "Parameter \"init_file\" = \"nios_system_onchip_d_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785022526 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_d_memory.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_onchip_d_memory.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785022526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3a2 " "Found entity 1: altsyncram_g3a2" {  } { { "db/altsyncram_g3a2.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/altsyncram_g3a2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785022581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785022581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3a2 nios_system:u0\|nios_system_onchip_d_memory:onchip_d_memory\|altsyncram:the_altsyncram\|altsyncram_g3a2:auto_generated " "Elaborating entity \"altsyncram_g3a2\" for hierarchy \"nios_system:u0\|nios_system_onchip_d_memory:onchip_d_memory\|altsyncram:the_altsyncram\|altsyncram_g3a2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/krisv/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cnn_accelerator_avalon_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cnn_accelerator_avalon_0_avalon_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cnn_accelerator_avalon_0_avalon_master_translator" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_d_memory_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_d_memory_s2_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "onchip_d_memory_s2_translator" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1 nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"nios_system_mm_interconnect_1\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_1" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "nios2_gen2_0_data_master_translator" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cnn_accelerator_avalon_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cnn_accelerator_avalon_0_avalon_slave_0_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "cnn_accelerator_avalon_0_avalon_slave_0_translator" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785022991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_ir_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_ir_memory_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "onchip_ir_memory_s1_translator" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "nios2_gen2_0_data_master_agent" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_router nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router:router " "Elaborating entity \"nios_system_mm_interconnect_1_router\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "router" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_router_default_decode nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router:router\|nios_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_1_router_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router:router\|nios_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_router_001 nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_1_router_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "router_001" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_router_001_default_decode nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_001:router_001\|nios_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_001:router_001\|nios_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_router_002 nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_1_router_002\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_002:router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "router_002" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_router_002_default_decode nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_002:router_002\|nios_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_002:router_002\|nios_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_router_003 nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"nios_system_mm_interconnect_1_router_003\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_003:router_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "router_003" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_router_003_default_decode nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_003:router_003\|nios_system_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_1_router_003_default_decode\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_router_003:router_003\|nios_system_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_cmd_demux nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_1_cmd_demux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_cmd_demux_001 nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_1_cmd_demux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "cmd_demux_001" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_cmd_mux nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_1_cmd_mux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_cmd_mux_001 nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_1_cmd_mux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "cmd_mux_001" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_mux_001.sv" "arb" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_rsp_demux nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_1_rsp_demux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_rsp_demux_001 nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_1_rsp_demux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "rsp_demux_001" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_rsp_mux nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_1_rsp_mux\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_rsp_mux_001 nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_1_rsp_mux_001\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "rsp_mux_001" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 2159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux_001.sv" "arb" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_avalon_st_adapter nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1.v" 2188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:u0\|nios_system_mm_interconnect_1:mm_interconnect_1\|nios_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/nios_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:u0\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:u0\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_001" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/nios_system/synthesis/nios_system.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785023408 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637785025633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.11.24.15:17:10 Progress: Loading slda637458e/alt_sld_fab_wrapper_hw.tcl " "2021.11.24.15:17:10 Progress: Loading slda637458e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785030058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785032603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785032748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785034143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785034346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785034553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785034781 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785034785 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785034785 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637785035509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda637458e/alt_sld_fab.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/ip/slda637458e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785035911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785035911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785036072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785036072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785036073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785036073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785036213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785036213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785036382 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785036382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785036382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/ip/slda637458e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785036524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785036524 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem3\|Ram_Array_rtl_0 " "Inferred RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem3\|Ram_Array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040194 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem2\|Ram_Array_rtl_0 " "Inferred RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem2\|Ram_Array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040196 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem1\|Ram_Array_rtl_0 " "Inferred RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem1\|Ram_Array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040197 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo35\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo35\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040197 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo34\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo34\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040198 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo33\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo33\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040198 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo32\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo32\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040199 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo31\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo31\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040199 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo30\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo30\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040199 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo29\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo29\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040200 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo28\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo28\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040200 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo27\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo27\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040201 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo26\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo26\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040201 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo25\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo25\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040201 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo24\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo24\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040202 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo23\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo23\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040202 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo22\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo22\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040203 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo21\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo21\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040203 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo20\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo20\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040203 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo19\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo19\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040204 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo18\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo18\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040204 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo17\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo17\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040204 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo16\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo16\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040205 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo15\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo15\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040205 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo14\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo14\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040206 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo13\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo13\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040206 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo12\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo12\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040206 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo11\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo11\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040207 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo10\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo10\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040207 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo9\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo9\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040207 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo8\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo8\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040208 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo7\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo7\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040208 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo6\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo6\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040209 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo5\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo5\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040209 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo4\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo4\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040209 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo3\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo3\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040210 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo2\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo2\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040210 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo1\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo1\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040211 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo0\|Fifo_Array_rtl_0 " "Inferred dual-clock RAM node \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo0\|Fifo_Array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637785040211 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "40 " "Inferred 40 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem3\|Ram_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem3\|Ram_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem2\|Ram_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem2\|Ram_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem1\|Ram_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem1\|Ram_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo35\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo35\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo34\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo34\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo33\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo33\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo32\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo32\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo31\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo31\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo30\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo30\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo29\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo29\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo28\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo28\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo27\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo27\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo26\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo26\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo25\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo25\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo24\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo24\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo23\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo23\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo22\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo22\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo21\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo21\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo20\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo20\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo19\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo19\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo18\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo18\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo17\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo17\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo16\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo16\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo15\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo15\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo14\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo14\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo13\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo13\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo12\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo12\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo11\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo11\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo10\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo10\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo9\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo9\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo8\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo8\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo7\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo7\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo6\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo6\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo5\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo5\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo4\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo4\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo3\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo3\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo2\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo2\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo1\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo1\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo0\|Fifo_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo0\|Fifo_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 720 " "Parameter NUMWORDS_A set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 720 " "Parameter NUMWORDS_B set to 720" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|RAM:OWM\|Ram_Array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|RAM:OWM\|Ram_Array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 507 " "Parameter NUMWORDS_A set to 507" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 507 " "Parameter NUMWORDS_B set to 507" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637785044671 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1637785044671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem3\|altsyncram:Ram_Array_rtl_0 " "Elaborated megafunction instantiation \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem3\|altsyncram:Ram_Array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785044729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem3\|altsyncram:Ram_Array_rtl_0 " "Instantiated megafunction \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|MEMORIES_CHANNEL:Memories_Channel\|CHANNEL_MEM:Chmem3\|altsyncram:Ram_Array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044729 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785044729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gn1 " "Found entity 1: altsyncram_4gn1" {  } { { "db/altsyncram_4gn1.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/altsyncram_4gn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785044780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785044780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785044843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785044843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/mux_4hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785044890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785044890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo35\|altsyncram:Fifo_Array_rtl_0 " "Elaborated megafunction instantiation \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo35\|altsyncram:Fifo_Array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785044932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo35\|altsyncram:Fifo_Array_rtl_0 " "Instantiated megafunction \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|FIFO:Ofifo35\|altsyncram:Fifo_Array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 720 " "Parameter \"NUMWORDS_A\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 720 " "Parameter \"NUMWORDS_B\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785044932 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785044932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_frk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_frk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_frk1 " "Found entity 1: altsyncram_frk1" {  } { { "db/altsyncram_frk1.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/altsyncram_frk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785044979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785044979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|RAM:OWM\|altsyncram:Ram_Array_rtl_0 " "Elaborated megafunction instantiation \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|RAM:OWM\|altsyncram:Ram_Array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785045298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|RAM:OWM\|altsyncram:Ram_Array_rtl_0 " "Instantiated megafunction \"nios_system:u0\|ACCELERATOR_AVALON_INTERFACE:cnn_accelerator_avalon_0\|ACCELERATOR:Cnn_Accelerator\|OWMC:Owmc\|RAM:OWM\|altsyncram:Ram_Array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 507 " "Parameter \"NUMWORDS_A\" = \"507\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 507 " "Parameter \"NUMWORDS_B\" = \"507\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637785045298 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637785045298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6n1 " "Found entity 1: altsyncram_o6n1" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/db/altsyncram_o6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637785045345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785045345 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637785046356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785052573 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "124 " "124 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637785057139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/output_files/nios_sys.map.smsg " "Generated suppressed messages file /home/krisv/Documentos/Tesis-2021-2/CNN_ Accelerator/hardware/nios_sys/output_files/nios_sys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785058328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637785063466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637785063466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9191 " "Implemented 9191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637785064616 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637785064616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8275 " "Implemented 8275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637785064616 ""} { "Info" "ICUT_CUT_TM_RAMS" "864 " "Implemented 864 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637785064616 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "41 " "Implemented 41 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1637785064616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637785064616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "674 " "Peak virtual memory: 674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637785064734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 24 15:17:44 2021 " "Processing ended: Wed Nov 24 15:17:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637785064734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637785064734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637785064734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637785064734 ""}
