<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.02.19.23:27:11"
 outputDirectory="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL025YU256C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100MHZ_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100MHZ_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_100MHZ_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SYS_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SYS_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SYS_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="adc2_i2c" kind="conduit" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <port name="adc2_i2c_scl_in" direction="input" role="scl_in" width="1" />
   <port name="adc2_i2c_sda_in" direction="input" role="sda_in" width="1" />
   <port name="adc2_i2c_scl_oe" direction="output" role="scl_oe" width="1" />
   <port name="adc2_i2c_sda_oe" direction="output" role="sda_oe" width="1" />
  </interface>
  <interface name="clk_100mhz" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_100mhz_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_sys" kind="clock" start="0">
   <property name="clockRate" value="75000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_sys_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="host_spi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="host_spi_mosi_to_the_spislave_inst_for_spichain"
       direction="input"
       role="mosi_to_the_spislave_inst_for_spichain"
       width="1" />
   <port
       name="host_spi_nss_to_the_spislave_inst_for_spichain"
       direction="input"
       role="nss_to_the_spislave_inst_for_spichain"
       width="1" />
   <port
       name="host_spi_miso_to_and_from_the_spislave_inst_for_spichain"
       direction="bidir"
       role="miso_to_and_from_the_spislave_inst_for_spichain"
       width="1" />
   <port
       name="host_spi_sclk_to_the_spislave_inst_for_spichain"
       direction="input"
       role="sclk_to_the_spislave_inst_for_spichain"
       width="1" />
  </interface>
  <interface name="imu_spi" kind="conduit" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <port name="imu_spi_mosi" direction="output" role="mosi" width="1" />
   <port name="imu_spi_miso" direction="input" role="miso" width="1" />
   <port name="imu_spi_sclk" direction="output" role="sclk" width="1" />
   <port name="imu_spi_cs_n" direction="output" role="cs_n" width="1" />
   <port name="imu_spi_int_n" direction="input" role="int_n" width="1" />
  </interface>
  <interface name="mc5_fault" kind="conduit" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <port name="mc5_fault_fault" direction="output" role="fault" width="1" />
   <port name="mc5_fault_brake" direction="output" role="brake" width="1" />
  </interface>
  <interface name="mc5_pwm" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="mc5_pwm_data" direction="output" role="data" width="16" />
   <port name="mc5_pwm_valid" direction="output" role="valid" width="1" />
   <port name="mc5_pwm_ready" direction="input" role="ready" width="1" />
  </interface>
  <interface name="mc5_status" kind="conduit" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <port
       name="mc5_status_driver_otw_n"
       direction="input"
       role="driver_otw_n"
       width="1" />
   <port
       name="mc5_status_driver_fault_n"
       direction="input"
       role="driver_fault_n"
       width="1" />
   <port
       name="mc5_status_hall_fault_n"
       direction="input"
       role="hall_fault_n"
       width="1" />
  </interface>
  <interface name="pio_0" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_0_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="pio_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_1_export" direction="input" role="export" width="32" />
  </interface>
  <interface name="pio_2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pio_2_export" direction="output" role="export" width="10" />
  </interface>
  <interface name="reset_100mhz" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="reset_100mhz_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="reset_sys" kind="reset" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_sys_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="uart" kind="conduit" start="0">
   <property name="associatedClock" value="clk_100mhz" />
   <property name="associatedReset" value="reset_100mhz" />
   <port name="uart_txd" direction="output" role="txd" width="1" />
  </interface>
  <interface name="vc_encoder" kind="conduit" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <port
       name="vc_encoder_encoder_1_data"
       direction="input"
       role="encoder_1_data"
       width="16" />
   <port
       name="vc_encoder_encoder_2_data"
       direction="input"
       role="encoder_2_data"
       width="16" />
   <port
       name="vc_encoder_encoder_3_data"
       direction="input"
       role="encoder_3_data"
       width="16" />
   <port
       name="vc_encoder_encoder_4_data"
       direction="input"
       role="encoder_4_data"
       width="16" />
  </interface>
  <interface name="vc_fault" kind="conduit" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <port name="vc_fault_fault" direction="output" role="fault" width="1" />
   <port name="vc_fault_brake" direction="output" role="brake" width="4" />
  </interface>
  <interface name="vc_imeas1" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="vc_imeas1_data" direction="input" role="data" width="32" />
   <port name="vc_imeas1_valid" direction="input" role="valid" width="1" />
  </interface>
  <interface name="vc_imeas2" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="vc_imeas2_data" direction="input" role="data" width="32" />
   <port name="vc_imeas2_valid" direction="input" role="valid" width="1" />
  </interface>
  <interface name="vc_imeas3" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="vc_imeas3_data" direction="input" role="data" width="32" />
   <port name="vc_imeas3_valid" direction="input" role="valid" width="1" />
  </interface>
  <interface name="vc_imeas4" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="vc_imeas4_data" direction="input" role="data" width="32" />
   <port name="vc_imeas4_valid" direction="input" role="valid" width="1" />
  </interface>
  <interface name="vc_iref1" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="vc_iref1_data" direction="output" role="data" width="32" />
   <port name="vc_iref1_valid" direction="output" role="valid" width="1" />
  </interface>
  <interface name="vc_iref2" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="vc_iref2_data" direction="output" role="data" width="32" />
   <port name="vc_iref2_valid" direction="output" role="valid" width="1" />
  </interface>
  <interface name="vc_iref3" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="vc_iref3_data" direction="output" role="data" width="32" />
   <port name="vc_iref3_valid" direction="output" role="valid" width="1" />
  </interface>
  <interface name="vc_iref4" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="vc_iref4_data" direction="output" role="data" width="32" />
   <port name="vc_iref4_valid" direction="output" role="valid" width="1" />
  </interface>
  <interface name="vc_param" kind="conduit" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <port name="vc_param_kp" direction="output" role="kp" width="16" />
   <port name="vc_param_ki" direction="output" role="ki" width="16" />
  </interface>
  <interface name="vc_status" kind="conduit" start="0">
   <property name="associatedClock" value="clk_sys" />
   <property name="associatedReset" value="reset_sys" />
   <port
       name="vc_status_driver_otw_n"
       direction="input"
       role="driver_otw_n"
       width="4" />
   <port
       name="vc_status_driver_fault_n"
       direction="input"
       role="driver_fault_n"
       width="4" />
   <port
       name="vc_status_hall_fault_n"
       direction="input"
       role="hall_fault_n"
       width="4" />
   <port
       name="vc_status_encoder_fault_n"
       direction="input"
       role="encoder_fault_n"
       width="4" />
   <port
       name="vc_status_pos_error"
       direction="input"
       role="pos_error"
       width="4" />
   <port
       name="vc_status_pos_uncertain"
       direction="input"
       role="pos_uncertain"
       width="4" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="controller:1.0:AUTO_CLK_100MHZ_CLOCK_DOMAIN=-1,AUTO_CLK_100MHZ_CLOCK_RATE=-1,AUTO_CLK_100MHZ_RESET_DOMAIN=-1,AUTO_CLK_SYS_CLOCK_DOMAIN=-1,AUTO_CLK_SYS_CLOCK_RATE=-1,AUTO_CLK_SYS_RESET_DOMAIN=-1,AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1613744796,AUTO_UNIQUE_ID=(avalon_st_uart_tx:1.0:BAUD_RATE=4000000,BAUD_RATE_ERROR=0.0,CLOCK_RATE=100000000,PRESCALER=25)(clock_source:20.1:clockFrequency=75000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(clock_source:20.1:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_onchip_memory2:20.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=controller_data_ram_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=controller_data_ram_0.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone 10 LP,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=OLD_DATA,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_onchip_memory2:20.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=controller_data_ram_1,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=controller_data_ram_1.hex,derived_is_hardcopy=false,derived_set_addr_width=8,derived_set_addr_width2=8,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone 10 LP,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=OLD_DATA,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_dc_fifo:20.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=128,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=3)(float32to16:1.0:)(altera_nios_custom_instr_floating_point_2:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_SPEEDGRADE=8,arithmetic_present=true,comparison_present=true,conversion_present=true,deviceFamily=Cyclone 10 LP,root_present=true(altera_nios_custom_instr_floating_point_2_combi:20.1:arithmetic_present=1,comparison_present=1,deviceFamily=Cyclone 10 LP)(altera_nios_custom_instr_floating_point_2_multi:20.1:arithmetic_present=1,conversion_present=1,deviceFamily=Cyclone 10 LP,root_present=1))(i2c_master:1.0:PRESCALER=188)(imu_spim:1.0:PRESCALER=2)(altera_avalon_onchip_memory2:20.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=controller_instruction_rom_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=controller_instruction_rom_0.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone 10 LP,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=OLD_DATA,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_jtag_uart:20.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=75000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=512,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=512,writeIRQThreshold=8)(altera_avalon_mm_bridge:20.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=13,AUTO_ADDRESS_WIDTH=12,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=13,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=12,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(altera_avalon_mm_bridge:20.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=13,AUTO_ADDRESS_WIDTH=13,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=13,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=13,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(motor_controller:1.0:)(altera_msgdma:20.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s2&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; /&gt;&lt;slave name=&apos;data_ram_0.s2&apos; start=&apos;0x8000&apos; end=&apos;0x9000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 16,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=1,CHANNEL_ENABLE_DERIVED=1,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=128,DATA_WIDTH=8,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:20.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=128,DATA_WIDTH=8,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_read_master:20.1:ADDRESS_WIDTH=16,AUTO_ADDRESS_WIDTH=16,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=1,BYTE_ENABLE_WIDTH_LOG2=1,CHANNEL_ENABLE=1,CHANNEL_WIDTH=8,DATA_WIDTH=8,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=128,FIFO_DEPTH_LOG2=7,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=11,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=1,NUMBER_OF_SYMBOLS_LOG2=1,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:20.1:)(clock:20.1:)(reset:20.1:)(clock:20.1:)(reset:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:))(altera_nios2_gen2:20.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_SPEEDGRADE=8,bht_ramBlockType=Automatic,breakAbsoluteAddr=47136,breakOffset=32,breakSlave=None,breakSlave_derived=nios_0.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;slave name=&quot;float32to16_0&quot; baseAddress=&quot;0&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=16,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_0.s1&apos; start=&apos;0x8000&apos; end=&apos;0x9000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_1.s1&apos; start=&apos;0xB000&apos; end=&apos;0xB400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0xC000&apos; end=&apos;0xC400&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0xC400&apos; end=&apos;0xC420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0xC500&apos; end=&apos;0xC510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xC600&apos; end=&apos;0xC608&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0xC700&apos; end=&apos;0xC720&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0xC800&apos; end=&apos;0xC820&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0xC900&apos; end=&apos;0xC908&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0xE000&apos; end=&apos;0xE010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0xE100&apos; end=&apos;0xE110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_2.s1&apos; start=&apos;0xE200&apos; end=&apos;0xE220&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_master_0.slave&apos; start=&apos;0xE400&apos; end=&apos;0xE410&apos; type=&apos;i2c_master.slave&apos; /&gt;&lt;slave name=&apos;spim_0.spi_control_port&apos; start=&apos;0xE500&apos; end=&apos;0xE520&apos; type=&apos;altera_avalon_spi.spi_control_port&apos; /&gt;&lt;slave name=&apos;imu_spim.slave&apos; start=&apos;0xE600&apos; end=&apos;0xE610&apos; type=&apos;imu_spim.slave&apos; /&gt;&lt;slave name=&apos;vector_controller_master_0.slave&apos; start=&apos;0xF000&apos; end=&apos;0xF040&apos; type=&apos;vector_controller_master.slave&apos; /&gt;&lt;slave name=&apos;motor_controller_5.slave&apos; start=&apos;0xF100&apos; end=&apos;0xF108&apos; type=&apos;motor_controller.slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dividerType=srt2,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=instruction_rom_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=0,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=16,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=0,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=instruction_rom_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Static,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=3,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:20.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=47136,breakOffset=32,breakSlave=None,breakSlave_derived=nios_0.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;slave name=&quot;float32to16_0&quot; baseAddress=&quot;0&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=16,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_0.s1&apos; start=&apos;0x8000&apos; end=&apos;0x9000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_1.s1&apos; start=&apos;0xB000&apos; end=&apos;0xB400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0xC000&apos; end=&apos;0xC400&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0xC400&apos; end=&apos;0xC420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0xC500&apos; end=&apos;0xC510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xC600&apos; end=&apos;0xC608&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0xC700&apos; end=&apos;0xC720&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0xC800&apos; end=&apos;0xC820&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0xC900&apos; end=&apos;0xC908&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0xE000&apos; end=&apos;0xE010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0xE100&apos; end=&apos;0xE110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_2.s1&apos; start=&apos;0xE200&apos; end=&apos;0xE220&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_master_0.slave&apos; start=&apos;0xE400&apos; end=&apos;0xE410&apos; type=&apos;i2c_master.slave&apos; /&gt;&lt;slave name=&apos;spim_0.spi_control_port&apos; start=&apos;0xE500&apos; end=&apos;0xE520&apos; type=&apos;altera_avalon_spi.spi_control_port&apos; /&gt;&lt;slave name=&apos;imu_spim.slave&apos; start=&apos;0xE600&apos; end=&apos;0xE610&apos; type=&apos;imu_spim.slave&apos; /&gt;&lt;slave name=&apos;vector_controller_master_0.slave&apos; start=&apos;0xF000&apos; end=&apos;0xF040&apos; type=&apos;vector_controller_master.slave&apos; /&gt;&lt;slave name=&apos;motor_controller_5.slave&apos; start=&apos;0xF100&apos; end=&apos;0xF108&apos; type=&apos;motor_controller.slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dividerType=srt2,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=instruction_rom_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=0,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=16,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=0,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=instruction_rom_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Static,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=3,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:20.1:)(clock:20.1:)(reset:20.1:))(altera_avalon_performance_counter:20.1:control_slave_address_width=3,numberOfSections=1)(altera_avalon_pio:20.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=75000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1)(altera_avalon_pio:20.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=75000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=LEVEL,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=4294967295,width=32)(altera_avalon_pio:20.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=75000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=10)(spi_slave_to_avalon_mm_master_bridge:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,SYNC_DEPTH=2)(altera_avalon_spi:20.1:actualClockRate=1.875E7,actualSlaveSelectToSClkDelay=0.0,avalonSpec=2.0,clockPhase=0,clockPolarity=0,dataWidth=8,disableAvalonFlowControl=false,inputClockRate=75000000,insertDelayBetweenSlaveSelectAndSClk=false,insertSync=false,legacySignalsAllow=false,lsbOrderedFirst=false,masterSPI=true,numberOfSlaves=1,slaveDataBusWidth=16,syncRegDepth=2,targetClockRate=20000000,targetSlaveSelectToSClkDelay=0.0)(altera_avalon_st_packets_to_bytes:20.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_sysid_qsys:20.1:id=-889275714,timestamp=1613744796)(altera_avalon_timer:20.1:alwaysRun=false,counterSize=32,fixedPeriod=true,loadValue=149999,mult=0.001,period=2,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=false,systemFrequency=75000000,ticksPerSec=500.0,timeoutPulseOutput=false,timerPreset=CUSTOM,valueInSecond=0.001,watchdogPulse=2)(vector_controller_master:1.0:)(altera_vic:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,DAISY_CHAIN_ENABLE=0,INTERRUPT_LATENCY_CYCLES=2,NUMBER_OF_INT_PORTS=9,OVERRIDE_INTERRUPT_LATENCY=false,RIL_WIDTH=2(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_vic_csr:20.1:AUTO_I1_INTERRUPTS_USED=0,DAISY_CHAIN_ENABLE=0,NUMBER_OF_INT_PORTS=9,RIL_WIDTH=2,RRS_WIDTH=6)(altera_vic_priority:20.1:DATA_WIDTH=19,NUMBER_OF_INT_PORTS=9,PRIORITY_LATENCY=3,PRIORITY_WIDTH=2)(altera_vic_vector:20.1:DAISY_CHAIN_ENABLE=0)(clock:20.1:)(clock:20.1:)(reset:20.1:)(clock:20.1:)(reset:20.1:)(clock:20.1:)(reset:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:))(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0xb800,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0xc000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0xe000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x8000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0xb000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0xb800,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0900,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0600,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0700,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0400,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0100,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0200,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x1100,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0600,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0400,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x1000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0500,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x8000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(conduit:20.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(interrupt:20.1:irqNumber=0)(interrupt:20.1:irqNumber=6)(interrupt:20.1:irqNumber=2)(interrupt:20.1:irqNumber=3)(interrupt:20.1:irqNumber=7)(interrupt:20.1:irqNumber=8)(interrupt:20.1:irqNumber=1)(interrupt:20.1:irqNumber=5)(interrupt:20.1:irqNumber=4)(nios_custom_instruction:20.1:CIName=nios_custom_instr_floating_point_2_0,CINameUpgrade=,arbitrationPriority=1,baseAddress=224,opcodeExtensionUpgrade=-1)(nios_custom_instruction:20.1:CIName=nios_custom_instr_floating_point_2_0_1,CINameUpgrade=,arbitrationPriority=1,baseAddress=248,opcodeExtensionUpgrade=-1)(nios_custom_instruction:20.1:CIName=float32to16_0,CINameUpgrade=,arbitrationPriority=1,baseAddress=0,opcodeExtensionUpgrade=-1)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)"
   instancePathKey="controller"
   kind="controller"
   version="1.0"
   name="controller">
  <parameter name="AUTO_CLK_100MHZ_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_SYS_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_100MHZ_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_100MHZ_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1613744796" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_CLK_SYS_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="AUTO_CLK_SYS_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/controller.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/avalon_st_uart_tx.sv"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_data_ram_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_data_ram_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_data_ram_1.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_data_ram_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/float32to16.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_fpu_0.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi_dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/i2c_master.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/imu_spim.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_instruction_rom_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_instruction_rom_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/motor_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_msgdma_0.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_nios2_gen2_rtl_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_nios2_gen2_rtl_module.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_performance_counter_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_pio_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_pio_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_pio_2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/spiphyslave.sdc"
       type="SDC" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/SPISlaveToAvalonMasterBridge.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/channel_adapter_btop_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/channel_adapter_ptob_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/spislave_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_spim_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/vector_controller_master.sv"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_vic_0.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_priority.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_compare2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_compare4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_vector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_customins_master_translator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_custom_instruction_master_comb_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_customins_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_custom_instruction_master_multi_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_avalon_st_adapter_005.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/ip/avalon_st_uart_tx/avalon_st_uart_tx_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/ip/float32to16/float32to16_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2/fpoint2_qsys_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/ip/i2c_master/i2c_master_hw.tcl" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/ip/imu_spim/imu_spim_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/hdl/motor_controller_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_performance_counter/altera_avalon_performance_counter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.sdc" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_packets_to_master_inst_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_btop_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_ptob_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/spislave_inst_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/hdl/vector_controller_master_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/top/altera_vic_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/csr/altera_vic_csr_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/priority/altera_vic_priority_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/vector/altera_vic_vector_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="controller">queue size: 0 starting:controller "controller"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>34</b> modules, <b>115</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master spi_slave_to_avalon_mm_master_bridge_0.avalon_master and slave data_ram_1.s2 because the master has address signal 32 bit wide, but the slave is 8 bit wide.</message>
   <message level="Info">Interconnect is inserted between master spi_slave_to_avalon_mm_master_bridge_0.avalon_master and slave data_ram_1.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master spi_slave_to_avalon_mm_master_bridge_0.avalon_master and slave data_ram_1.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master spi_slave_to_avalon_mm_master_bridge_0.avalon_master and slave data_ram_1.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces spi_slave_to_avalon_mm_master_bridge_0.avalon_master and spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_universal_master_0 and data_ram_1_s2_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces data_ram_1_s2_translator.avalon_anti_slave_0 and data_ram_1.s2</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>35</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>7</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>15</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios_0.data_master and nios_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios_0.instruction_master and nios_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios_0_debug_mem_slave_translator.avalon_anti_slave_0 and nios_0.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0_s0_translator.avalon_anti_slave_0 and mm_bridge_0.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_1_s0_translator.avalon_anti_slave_0 and mm_bridge_1.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces instruction_rom_0_s1_translator.avalon_anti_slave_0 and instruction_rom_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces data_ram_0_s1_translator.avalon_anti_slave_0 and data_ram_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces data_ram_1_s1_translator.avalon_anti_slave_0 and data_ram_1.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>30</b> modules, <b>127</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>38</b> modules, <b>152</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>53</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>56</b> modules, <b>240</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>36</b> modules, <b>122</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>9</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>17</b> modules, <b>52</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_qsys_0_control_slave_translator.avalon_anti_slave_0 and sysid_qsys_0.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces performance_counter_0_control_slave_translator.avalon_anti_slave_0 and performance_counter_0.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_csr_translator.avalon_anti_slave_0 and msgdma_0.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces vic_0_csr_access_translator.avalon_anti_slave_0 and vic_0.csr_access</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0_descriptor_slave_translator.avalon_anti_slave_0 and msgdma_0.descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>33</b> modules, <b>148</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>41</b> modules, <b>176</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>42</b> modules, <b>180</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>57</b> modules, <b>214</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>59</b> modules, <b>222</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>59</b> modules, <b>223</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>62</b> modules, <b>283</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>37</b> modules, <b>127</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>20</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_1.m0 and mm_bridge_1_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_0_s1_translator.avalon_anti_slave_0 and pio_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_1_s1_translator.avalon_anti_slave_0 and pio_1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_2_s1_translator.avalon_anti_slave_0 and pio_2.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces motor_controller_5_slave_translator.avalon_anti_slave_0 and motor_controller_5.slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces imu_spim_slave_translator.avalon_anti_slave_0 and imu_spim.slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i2c_master_0_slave_translator.avalon_anti_slave_0 and i2c_master_0.slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces vector_controller_master_0_slave_translator.avalon_anti_slave_0 and vector_controller_master_0.slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces spim_0_spi_control_port_translator.avalon_anti_slave_0 and spim_0.spi_control_port</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>38</b> modules, <b>192</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>47</b> modules, <b>228</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>48</b> modules, <b>233</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>52</b> modules, <b>249</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>69</b> modules, <b>292</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>77</b> modules, <b>324</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>77</b> modules, <b>325</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>80</b> modules, <b>403</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>38</b> modules, <b>133</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_0.mm_read and msgdma_0_mm_read_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces data_ram_0_s2_translator.avalon_anti_slave_0 and data_ram_0.s2</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces instruction_rom_0_s2_translator.avalon_anti_slave_0 and instruction_rom_0.s2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>14</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>17</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>18</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>23</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>27</b> modules, <b>88</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>27</b> modules, <b>89</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>30</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>39</b> modules, <b>138</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>39</b> modules, <b>138</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>40</b> modules, <b>142</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>46</b> modules, <b>143</b> connections]]></message>
   <message level="Warning" culprit="controller">"No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"</message>
   <message level="Warning" culprit="controller">"No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"</message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>avalon_st_uart_tx</b> "<b>submodules/avalon_st_uart_tx</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/controller_data_ram_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/controller_data_ram_1</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>float32to16</b> "<b>submodules/float32to16</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_nios_custom_instr_floating_point_2</b> "<b>submodules/controller_fpu_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>i2c_master</b> "<b>submodules/i2c_master</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>imu_spim</b> "<b>submodules/imu_spim</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/controller_instruction_rom_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/controller_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>motor_controller</b> "<b>submodules/motor_controller</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_msgdma</b> "<b>submodules/controller_msgdma_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/controller_nios_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_performance_counter</b> "<b>submodules/controller_performance_counter_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/controller_pio_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/controller_pio_1</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/controller_pio_2</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>spi_slave_to_avalon_mm_master_bridge</b> "<b>submodules/SPISlaveToAvalonMasterBridge</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_spi</b> "<b>submodules/controller_spim_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/controller_sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/controller_timer_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>vector_controller_master</b> "<b>submodules/vector_controller_master</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_vic</b> "<b>submodules/controller_vic_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_customins_master_translator</b> "<b>submodules/altera_customins_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_customins_xconnect</b> "<b>submodules/controller_nios_0_custom_instruction_master_comb_xconnect</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_customins_slave_translator</b> "<b>submodules/altera_customins_slave_translator</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_customins_xconnect</b> "<b>submodules/controller_nios_0_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_customins_slave_translator</b> "<b>submodules/altera_customins_slave_translator</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_customins_slave_translator</b> "<b>submodules/altera_customins_slave_translator</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/controller_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/controller_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/controller_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/controller_mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/controller_mm_interconnect_4</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/controller_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="controller"><![CDATA["<b>controller</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 41 starting:avalon_st_uart_tx "submodules/avalon_st_uart_tx"</message>
   <message level="Info" culprit="avalon_st_uart_tx_0"><![CDATA["<b>controller</b>" instantiated <b>avalon_st_uart_tx</b> "<b>avalon_st_uart_tx_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 40 starting:altera_avalon_onchip_memory2 "submodules/controller_data_ram_0"</message>
   <message level="Info" culprit="data_ram_0">Starting RTL generation for module 'controller_data_ram_0'</message>
   <message level="Info" culprit="data_ram_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_data_ram_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0005_data_ram_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0005_data_ram_0_gen//controller_data_ram_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="data_ram_0">Done RTL generation for module 'controller_data_ram_0'</message>
   <message level="Info" culprit="data_ram_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>data_ram_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 39 starting:altera_avalon_onchip_memory2 "submodules/controller_data_ram_1"</message>
   <message level="Info" culprit="data_ram_1">Starting RTL generation for module 'controller_data_ram_1'</message>
   <message level="Info" culprit="data_ram_1">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_data_ram_1 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0006_data_ram_1_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0006_data_ram_1_gen//controller_data_ram_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="data_ram_1">Done RTL generation for module 'controller_data_ram_1'</message>
   <message level="Info" culprit="data_ram_1"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>data_ram_1</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 38 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 37 starting:float32to16 "submodules/float32to16"</message>
   <message level="Info" culprit="float32to16_0"><![CDATA["<b>controller</b>" instantiated <b>float32to16</b> "<b>float32to16_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 36 starting:altera_nios_custom_instr_floating_point_2 "submodules/controller_fpu_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="fpu_0"><![CDATA["<b>fpu_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>submodules/fpoint2_combi</b>"]]></message>
   <message level="Debug" culprit="fpu_0"><![CDATA["<b>fpu_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>submodules/fpoint2_multi</b>"]]></message>
   <message level="Info" culprit="fpu_0"><![CDATA["<b>controller</b>" instantiated <b>altera_nios_custom_instr_floating_point_2</b> "<b>fpu_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 216 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>fpu_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 215 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>fpu_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 37 starting:i2c_master "submodules/i2c_master"</message>
   <message level="Info" culprit="i2c_master_0"><![CDATA["<b>controller</b>" instantiated <b>i2c_master</b> "<b>i2c_master_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 36 starting:imu_spim "submodules/imu_spim"</message>
   <message level="Info" culprit="imu_spim"><![CDATA["<b>controller</b>" instantiated <b>imu_spim</b> "<b>imu_spim</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 35 starting:altera_avalon_onchip_memory2 "submodules/controller_instruction_rom_0"</message>
   <message level="Info" culprit="instruction_rom_0">Starting RTL generation for module 'controller_instruction_rom_0'</message>
   <message level="Info" culprit="instruction_rom_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_instruction_rom_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0011_instruction_rom_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0011_instruction_rom_0_gen//controller_instruction_rom_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="instruction_rom_0">Done RTL generation for module 'controller_instruction_rom_0'</message>
   <message level="Info" culprit="instruction_rom_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>instruction_rom_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 34 starting:altera_avalon_jtag_uart "submodules/controller_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'controller_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=controller_jtag_uart_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0012_jtag_uart_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0012_jtag_uart_0_gen//controller_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'controller_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 33 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 31 starting:motor_controller "submodules/motor_controller"</message>
   <message level="Info" culprit="motor_controller_5"><![CDATA["<b>controller</b>" instantiated <b>motor_controller</b> "<b>motor_controller_5</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 30 starting:altera_msgdma "submodules/controller_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>controller</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 214 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 213 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 31 starting:altera_nios2_gen2 "submodules/controller_nios_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_0"><![CDATA["<b>nios_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/controller_nios_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios_0"><![CDATA["<b>controller</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 212 starting:altera_nios2_gen2_unit "submodules/controller_nios_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'controller_nios_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=controller_nios_0_cpu --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0035_cpu_gen/ --quartus_bindir=C:/opt/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0035_cpu_gen//controller_nios_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:07 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:09 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:09 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:09 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'controller_nios_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 31 starting:altera_avalon_performance_counter "submodules/controller_performance_counter_0"</message>
   <message level="Info" culprit="performance_counter_0">Starting RTL generation for module 'controller_performance_counter_0'</message>
   <message level="Info" culprit="performance_counter_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=controller_performance_counter_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0015_performance_counter_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0015_performance_counter_0_gen//controller_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="performance_counter_0">Done RTL generation for module 'controller_performance_counter_0'</message>
   <message level="Info" culprit="performance_counter_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_performance_counter</b> "<b>performance_counter_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 30 starting:altera_avalon_pio "submodules/controller_pio_0"</message>
   <message level="Info" culprit="pio_0">Starting RTL generation for module 'controller_pio_0'</message>
   <message level="Info" culprit="pio_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0016_pio_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0016_pio_0_gen//controller_pio_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_0">Done RTL generation for module 'controller_pio_0'</message>
   <message level="Info" culprit="pio_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 29 starting:altera_avalon_pio "submodules/controller_pio_1"</message>
   <message level="Info" culprit="pio_1">Starting RTL generation for module 'controller_pio_1'</message>
   <message level="Info" culprit="pio_1">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_1 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0017_pio_1_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0017_pio_1_gen//controller_pio_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_1">Done RTL generation for module 'controller_pio_1'</message>
   <message level="Info" culprit="pio_1"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_1</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 28 starting:altera_avalon_pio "submodules/controller_pio_2"</message>
   <message level="Info" culprit="pio_2">Starting RTL generation for module 'controller_pio_2'</message>
   <message level="Info" culprit="pio_2">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_2 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0018_pio_2_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0018_pio_2_gen//controller_pio_2_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_2">Done RTL generation for module 'controller_pio_2'</message>
   <message level="Info" culprit="pio_2"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_2</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 27 starting:spi_slave_to_avalon_mm_master_bridge "submodules/SPISlaveToAvalonMasterBridge"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_sh.exe -t C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0003_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.660s</message>
   <message level="Debug">Command took 0.505s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_sh.exe -t C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0019_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\opt\intelfpga_lite\20.1\ip\altera\sopc_builder_ip\altera_avalon_spislave_to_avalonmm_bridge\SPISlaveToAvalonMasterBridge.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0019_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPISlaveToAvalonMasterBridge "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"2\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.458s</message>
   <message level="Debug">Command took 0.509s</message>
   <message level="Info" culprit="spi_slave_to_avalon_mm_master_bridge_0"><![CDATA["<b>controller</b>" instantiated <b>spi_slave_to_avalon_mm_master_bridge</b> "<b>spi_slave_to_avalon_mm_master_bridge_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 26 starting:altera_avalon_spi "submodules/controller_spim_0"</message>
   <message level="Info" culprit="spim_0">Starting RTL generation for module 'controller_spim_0'</message>
   <message level="Info" culprit="spim_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=controller_spim_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0020_spim_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0020_spim_0_gen//controller_spim_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="spim_0">Done RTL generation for module 'controller_spim_0'</message>
   <message level="Info" culprit="spim_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_spi</b> "<b>spim_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 25 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="st_packets_to_bytes_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>st_packets_to_bytes_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 24 starting:altera_avalon_sysid_qsys "submodules/controller_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 23 starting:altera_avalon_timer "submodules/controller_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'controller_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=controller_timer_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0023_timer_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0023_timer_0_gen//controller_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'controller_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 22 starting:vector_controller_master "submodules/vector_controller_master"</message>
   <message level="Info" culprit="vector_controller_master_0"><![CDATA["<b>controller</b>" instantiated <b>vector_controller_master</b> "<b>vector_controller_master_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 21 starting:altera_vic "submodules/controller_vic_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_csr</b> "<b>submodules/altera_vic_csr</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_priority</b> "<b>submodules/altera_vic_priority</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_vector</b> "<b>submodules/altera_vic_vector</b>"]]></message>
   <message level="Info" culprit="vic_0"><![CDATA["<b>controller</b>" instantiated <b>altera_vic</b> "<b>vic_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 211 starting:altera_vic_csr "submodules/altera_vic_csr"</message>
   <message level="Info" culprit="vic_csr"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_csr</b> "<b>vic_csr</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 210 starting:altera_vic_priority "submodules/altera_vic_priority"</message>
   <message level="Info" culprit="vic_priority"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_priority</b> "<b>vic_priority</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 209 starting:altera_vic_vector "submodules/altera_vic_vector"</message>
   <message level="Info" culprit="vic_vector"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_vector</b> "<b>vic_vector</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 23 starting:altera_customins_master_translator "submodules/altera_customins_master_translator"</message>
   <message level="Info" culprit="nios_0_custom_instruction_master_translator"><![CDATA["<b>controller</b>" instantiated <b>altera_customins_master_translator</b> "<b>nios_0_custom_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 22 starting:altera_customins_xconnect "submodules/controller_nios_0_custom_instruction_master_comb_xconnect"</message>
   <message level="Info" culprit="nios_0_custom_instruction_master_comb_xconnect"><![CDATA["<b>controller</b>" instantiated <b>altera_customins_xconnect</b> "<b>nios_0_custom_instruction_master_comb_xconnect</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 21 starting:altera_customins_slave_translator "submodules/altera_customins_slave_translator"</message>
   <message
       level="Info"
       culprit="nios_0_custom_instruction_master_comb_slave_translator0"><![CDATA["<b>controller</b>" instantiated <b>altera_customins_slave_translator</b> "<b>nios_0_custom_instruction_master_comb_slave_translator0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 20 starting:altera_customins_xconnect "submodules/controller_nios_0_custom_instruction_master_multi_xconnect"</message>
   <message
       level="Info"
       culprit="nios_0_custom_instruction_master_multi_xconnect"><![CDATA["<b>controller</b>" instantiated <b>altera_customins_xconnect</b> "<b>nios_0_custom_instruction_master_multi_xconnect</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 17 starting:altera_mm_interconnect "submodules/controller_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>controller</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 18 starting:altera_mm_interconnect "submodules/controller_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.051s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.013s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.014s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>55</b> modules, <b>178</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>controller</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_0_data_master_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 196 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_0_debug_mem_slave_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 195 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_0_debug_mem_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 184 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 183 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 182 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 181 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 176 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 175 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_1_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 174 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 173 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 167 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_1_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 162 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 161 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 160 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 2 starting:error_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 69 starting:altera_mm_interconnect "submodules/controller_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.011s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.015s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.011s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.012s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>60</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_2_avalon_st_adapter_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>controller</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_0_data_master_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 196 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_0_debug_mem_slave_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 195 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_0_debug_mem_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 132 starting:altera_merlin_router "submodules/controller_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 131 starting:altera_merlin_router "submodules/controller_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 126 starting:altera_merlin_router "submodules/controller_mm_interconnect_2_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 124 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 123 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 122 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 115 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 108 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 160 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 2 starting:error_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 100 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_2_avalon_st_adapter_005"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_005"><![CDATA["<b>avalon_st_adapter_005</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_005"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_005</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 1 starting:error_adapter "submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_005</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 125 starting:altera_mm_interconnect "submodules/controller_mm_interconnect_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.014s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.008s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.012s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.013s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.013s/0.018s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>77</b> modules, <b>249</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_3"><![CDATA["<b>controller</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_0_data_master_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 196 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_0_debug_mem_slave_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 195 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_0_debug_mem_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 73 starting:altera_merlin_router "submodules/controller_mm_interconnect_3_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 72 starting:altera_merlin_router "submodules/controller_mm_interconnect_3_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 69 starting:altera_merlin_router "submodules/controller_mm_interconnect_3_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 124 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 63 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="motor_controller_5_slave_burst_adapter"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>motor_controller_5_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 59 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_3_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 58 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_3_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 50 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_3_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 42 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_3_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 160 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 2 starting:error_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 30 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_3_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 0 starting:error_adapter "submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_mm_interconnect "submodules/controller_mm_interconnect_4"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>25</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>27</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_4_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_4_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_4_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_4_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_4_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_4_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_4_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_4_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_4_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_4"><![CDATA["<b>controller</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_4</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_0_data_master_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 196 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_0_debug_mem_slave_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 195 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_0_debug_mem_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 18 starting:altera_merlin_router "submodules/controller_mm_interconnect_4_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 17 starting:altera_merlin_router "submodules/controller_mm_interconnect_4_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 124 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 14 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_4_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 13 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_4_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 11 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_4_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 9 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_4_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 160 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 2 starting:error_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 221 starting:altera_irq_mapper "submodules/controller_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>controller</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 220 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>controller</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="avalon_st_uart_tx:1.0:BAUD_RATE=4000000,BAUD_RATE_ERROR=0.0,CLOCK_RATE=100000000,PRESCALER=25"
   instancePathKey="controller:.:avalon_st_uart_tx_0"
   kind="avalon_st_uart_tx"
   version="1.0"
   name="avalon_st_uart_tx">
  <parameter name="CLOCK_RATE" value="100000000" />
  <parameter name="PRESCALER" value="25" />
  <parameter name="BAUD_RATE" value="4000000" />
  <parameter name="BAUD_RATE_ERROR" value="0.0" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/avalon_st_uart_tx.sv"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/ip/avalon_st_uart_tx/avalon_st_uart_tx_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="avalon_st_uart_tx_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 41 starting:avalon_st_uart_tx "submodules/avalon_st_uart_tx"</message>
   <message level="Info" culprit="avalon_st_uart_tx_0"><![CDATA["<b>controller</b>" instantiated <b>avalon_st_uart_tx</b> "<b>avalon_st_uart_tx_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:20.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=controller_data_ram_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=controller_data_ram_0.hex,derived_is_hardcopy=false,derived_set_addr_width=10,derived_set_addr_width2=10,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone 10 LP,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=4096,readDuringWriteMode=OLD_DATA,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="controller:.:data_ram_0"
   kind="altera_avalon_onchip_memory2"
   version="20.1"
   name="controller_data_ram_0">
  <parameter name="derived_singleClockOperation" value="true" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1" />
  <parameter name="autoInitializationFileName" value="controller_data_ram_0" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="10" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="10" />
  <parameter name="derived_init_file_name" value="controller_data_ram_0.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="true" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="OLD_DATA" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="4096" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_data_ram_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_data_ram_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="data_ram_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 40 starting:altera_avalon_onchip_memory2 "submodules/controller_data_ram_0"</message>
   <message level="Info" culprit="data_ram_0">Starting RTL generation for module 'controller_data_ram_0'</message>
   <message level="Info" culprit="data_ram_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_data_ram_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0005_data_ram_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0005_data_ram_0_gen//controller_data_ram_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="data_ram_0">Done RTL generation for module 'controller_data_ram_0'</message>
   <message level="Info" culprit="data_ram_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>data_ram_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:20.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=controller_data_ram_1,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=controller_data_ram_1.hex,derived_is_hardcopy=false,derived_set_addr_width=8,derived_set_addr_width2=8,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone 10 LP,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=OLD_DATA,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="controller:.:data_ram_1"
   kind="altera_avalon_onchip_memory2"
   version="20.1"
   name="controller_data_ram_1">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1" />
  <parameter name="autoInitializationFileName" value="controller_data_ram_1" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="8" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="8" />
  <parameter name="derived_init_file_name" value="controller_data_ram_1.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="OLD_DATA" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="1024" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_data_ram_1.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_data_ram_1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="data_ram_1" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 39 starting:altera_avalon_onchip_memory2 "submodules/controller_data_ram_1"</message>
   <message level="Info" culprit="data_ram_1">Starting RTL generation for module 'controller_data_ram_1'</message>
   <message level="Info" culprit="data_ram_1">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_data_ram_1 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0006_data_ram_1_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0006_data_ram_1_gen//controller_data_ram_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="data_ram_1">Done RTL generation for module 'controller_data_ram_1'</message>
   <message level="Info" culprit="data_ram_1"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>data_ram_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:20.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=128,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=0,WR_SYNC_DEPTH=3"
   instancePathKey="controller:.:dc_fifo_0"
   kind="altera_avalon_dc_fifo"
   version="20.1"
   name="altera_avalon_dc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="dc_fifo_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 38 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="dc_fifo_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>dc_fifo_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="float32to16:1.0:"
   instancePathKey="controller:.:float32to16_0"
   kind="float32to16"
   version="1.0"
   name="float32to16">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/float32to16.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/ip/float32to16/float32to16_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="float32to16_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 37 starting:float32to16 "submodules/float32to16"</message>
   <message level="Info" culprit="float32to16_0"><![CDATA["<b>controller</b>" instantiated <b>float32to16</b> "<b>float32to16_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_SPEEDGRADE=8,arithmetic_present=true,comparison_present=true,conversion_present=true,deviceFamily=Cyclone 10 LP,root_present=true(altera_nios_custom_instr_floating_point_2_combi:20.1:arithmetic_present=1,comparison_present=1,deviceFamily=Cyclone 10 LP)(altera_nios_custom_instr_floating_point_2_multi:20.1:arithmetic_present=1,conversion_present=1,deviceFamily=Cyclone 10 LP,root_present=1)"
   instancePathKey="controller:.:fpu_0"
   kind="altera_nios_custom_instr_floating_point_2"
   version="20.1"
   name="controller_fpu_0">
  <parameter name="arithmetic_present" value="true" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="root_present" value="true" />
  <parameter name="comparison_present" value="true" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <parameter name="conversion_present" value="true" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_fpu_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi_dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2/fpoint2_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="controller" as="fpu_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 36 starting:altera_nios_custom_instr_floating_point_2 "submodules/controller_fpu_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="fpu_0"><![CDATA["<b>fpu_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>submodules/fpoint2_combi</b>"]]></message>
   <message level="Debug" culprit="fpu_0"><![CDATA["<b>fpu_0</b>" reuses <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>submodules/fpoint2_multi</b>"]]></message>
   <message level="Info" culprit="fpu_0"><![CDATA["<b>controller</b>" instantiated <b>altera_nios_custom_instr_floating_point_2</b> "<b>fpu_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 216 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>fpu_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 215 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>fpu_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="i2c_master:1.0:PRESCALER=188"
   instancePathKey="controller:.:i2c_master_0"
   kind="i2c_master"
   version="1.0"
   name="i2c_master">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/i2c_master.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/ip/i2c_master/i2c_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="i2c_master_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 37 starting:i2c_master "submodules/i2c_master"</message>
   <message level="Info" culprit="i2c_master_0"><![CDATA["<b>controller</b>" instantiated <b>i2c_master</b> "<b>i2c_master_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="imu_spim:1.0:PRESCALER=2"
   instancePathKey="controller:.:imu_spim"
   kind="imu_spim"
   version="1.0"
   name="imu_spim">
  <parameter name="PRESCALER" value="2" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/imu_spim.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/ip/imu_spim/imu_spim_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="imu_spim" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 36 starting:imu_spim "submodules/imu_spim"</message>
   <message level="Info" culprit="imu_spim"><![CDATA["<b>controller</b>" instantiated <b>imu_spim</b> "<b>imu_spim</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:20.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=controller_instruction_rom_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=controller_instruction_rom_0.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone 10 LP,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=OLD_DATA,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="controller:.:instruction_rom_0"
   kind="altera_avalon_onchip_memory2"
   version="20.1"
   name="controller_instruction_rom_0">
  <parameter name="derived_singleClockOperation" value="true" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1" />
  <parameter
     name="autoInitializationFileName"
     value="controller_instruction_rom_0" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="13" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="13" />
  <parameter
     name="derived_init_file_name"
     value="controller_instruction_rom_0.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="true" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="OLD_DATA" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_instruction_rom_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_instruction_rom_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="instruction_rom_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 35 starting:altera_avalon_onchip_memory2 "submodules/controller_instruction_rom_0"</message>
   <message level="Info" culprit="instruction_rom_0">Starting RTL generation for module 'controller_instruction_rom_0'</message>
   <message level="Info" culprit="instruction_rom_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_instruction_rom_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0011_instruction_rom_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0011_instruction_rom_0_gen//controller_instruction_rom_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="instruction_rom_0">Done RTL generation for module 'controller_instruction_rom_0'</message>
   <message level="Info" culprit="instruction_rom_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>instruction_rom_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:20.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=75000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=512,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=512,writeIRQThreshold=8"
   instancePathKey="controller:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="20.1"
   name="controller_jtag_uart_0">
  <parameter name="readBufferDepth" value="512" />
  <parameter name="clkFreq" value="75000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="512" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 34 starting:altera_avalon_jtag_uart "submodules/controller_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'controller_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=controller_jtag_uart_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0012_jtag_uart_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0012_jtag_uart_0_gen//controller_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'controller_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:20.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=13,AUTO_ADDRESS_WIDTH=12,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=13,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=12,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0"
   instancePathKey="controller:.:mm_bridge_0"
   kind="altera_avalon_mm_bridge"
   version="20.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="mm_bridge_0,mm_bridge_1" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 33 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="motor_controller:1.0:"
   instancePathKey="controller:.:motor_controller_5"
   kind="motor_controller"
   version="1.0"
   name="motor_controller">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/motor_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/hdl/motor_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="motor_controller_5" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 31 starting:motor_controller "submodules/motor_controller"</message>
   <message level="Info" culprit="motor_controller_5"><![CDATA["<b>controller</b>" instantiated <b>motor_controller</b> "<b>motor_controller_5</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:20.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s2&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; /&gt;&lt;slave name=&apos;data_ram_0.s2&apos; start=&apos;0x8000&apos; end=&apos;0x9000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 16,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=1,CHANNEL_ENABLE_DERIVED=1,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=128,DATA_WIDTH=8,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:20.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=128,DATA_WIDTH=8,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(dma_read_master:20.1:ADDRESS_WIDTH=16,AUTO_ADDRESS_WIDTH=16,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=1,BYTE_ENABLE_WIDTH_LOG2=1,CHANNEL_ENABLE=1,CHANNEL_WIDTH=8,DATA_WIDTH=8,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=128,FIFO_DEPTH_LOG2=7,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=11,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=1,NUMBER_OF_SYMBOLS_LOG2=1,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:20.1:)(clock:20.1:)(reset:20.1:)(clock:20.1:)(reset:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)"
   instancePathKey="controller:.:msgdma_0"
   kind="altera_msgdma"
   version="20.1"
   name="controller_msgdma_0">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="1" />
  <parameter name="MODE" value="1" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 16" />
  <parameter name="DATA_WIDTH" value="8" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="1024" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="DATA_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s2&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; /&gt;&lt;slave name=&apos;data_ram_0.s2&apos; start=&apos;0x8000&apos; end=&apos;0x9000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_msgdma_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="controller" as="msgdma_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 30 starting:altera_msgdma "submodules/controller_msgdma_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_0"><![CDATA["<b>msgdma_0</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="msgdma_0"><![CDATA["<b>controller</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 214 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 213 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:20.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_SPEEDGRADE=8,bht_ramBlockType=Automatic,breakAbsoluteAddr=47136,breakOffset=32,breakSlave=None,breakSlave_derived=nios_0.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;slave name=&quot;float32to16_0&quot; baseAddress=&quot;0&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=16,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_0.s1&apos; start=&apos;0x8000&apos; end=&apos;0x9000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_1.s1&apos; start=&apos;0xB000&apos; end=&apos;0xB400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0xC000&apos; end=&apos;0xC400&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0xC400&apos; end=&apos;0xC420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0xC500&apos; end=&apos;0xC510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xC600&apos; end=&apos;0xC608&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0xC700&apos; end=&apos;0xC720&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0xC800&apos; end=&apos;0xC820&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0xC900&apos; end=&apos;0xC908&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0xE000&apos; end=&apos;0xE010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0xE100&apos; end=&apos;0xE110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_2.s1&apos; start=&apos;0xE200&apos; end=&apos;0xE220&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_master_0.slave&apos; start=&apos;0xE400&apos; end=&apos;0xE410&apos; type=&apos;i2c_master.slave&apos; /&gt;&lt;slave name=&apos;spim_0.spi_control_port&apos; start=&apos;0xE500&apos; end=&apos;0xE520&apos; type=&apos;altera_avalon_spi.spi_control_port&apos; /&gt;&lt;slave name=&apos;imu_spim.slave&apos; start=&apos;0xE600&apos; end=&apos;0xE610&apos; type=&apos;imu_spim.slave&apos; /&gt;&lt;slave name=&apos;vector_controller_master_0.slave&apos; start=&apos;0xF000&apos; end=&apos;0xF040&apos; type=&apos;vector_controller_master.slave&apos; /&gt;&lt;slave name=&apos;motor_controller_5.slave&apos; start=&apos;0xF100&apos; end=&apos;0xF108&apos; type=&apos;motor_controller.slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dividerType=srt2,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=instruction_rom_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=0,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=16,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=0,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=instruction_rom_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Static,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=3,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:20.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=47136,breakOffset=32,breakSlave=None,breakSlave_derived=nios_0.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;slave name=&quot;float32to16_0&quot; baseAddress=&quot;0&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=16,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_0.s1&apos; start=&apos;0x8000&apos; end=&apos;0x9000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_1.s1&apos; start=&apos;0xB000&apos; end=&apos;0xB400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0xC000&apos; end=&apos;0xC400&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0xC400&apos; end=&apos;0xC420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0xC500&apos; end=&apos;0xC510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xC600&apos; end=&apos;0xC608&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0xC700&apos; end=&apos;0xC720&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0xC800&apos; end=&apos;0xC820&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0xC900&apos; end=&apos;0xC908&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0xE000&apos; end=&apos;0xE010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0xE100&apos; end=&apos;0xE110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_2.s1&apos; start=&apos;0xE200&apos; end=&apos;0xE220&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_master_0.slave&apos; start=&apos;0xE400&apos; end=&apos;0xE410&apos; type=&apos;i2c_master.slave&apos; /&gt;&lt;slave name=&apos;spim_0.spi_control_port&apos; start=&apos;0xE500&apos; end=&apos;0xE520&apos; type=&apos;altera_avalon_spi.spi_control_port&apos; /&gt;&lt;slave name=&apos;imu_spim.slave&apos; start=&apos;0xE600&apos; end=&apos;0xE610&apos; type=&apos;imu_spim.slave&apos; /&gt;&lt;slave name=&apos;vector_controller_master_0.slave&apos; start=&apos;0xF000&apos; end=&apos;0xF040&apos; type=&apos;vector_controller_master.slave&apos; /&gt;&lt;slave name=&apos;motor_controller_5.slave&apos; start=&apos;0xF100&apos; end=&apos;0xF108&apos; type=&apos;motor_controller.slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dividerType=srt2,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=instruction_rom_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=0,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=16,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=0,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=instruction_rom_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Static,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=3,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="controller:.:nios_0"
   kind="altera_nios2_gen2"
   version="20.1"
   name="controller_nios_0">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Static" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="icache_size" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_0.s1&apos; start=&apos;0x8000&apos; end=&apos;0x9000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_1.s1&apos; start=&apos;0xB000&apos; end=&apos;0xB400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0xC000&apos; end=&apos;0xC400&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0xC400&apos; end=&apos;0xC420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0xC500&apos; end=&apos;0xC510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xC600&apos; end=&apos;0xC608&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0xC700&apos; end=&apos;0xC720&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0xC800&apos; end=&apos;0xC820&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0xC900&apos; end=&apos;0xC908&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0xE000&apos; end=&apos;0xE010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0xE100&apos; end=&apos;0xE110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_2.s1&apos; start=&apos;0xE200&apos; end=&apos;0xE220&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_master_0.slave&apos; start=&apos;0xE400&apos; end=&apos;0xE410&apos; type=&apos;i2c_master.slave&apos; /&gt;&lt;slave name=&apos;spim_0.spi_control_port&apos; start=&apos;0xE500&apos; end=&apos;0xE520&apos; type=&apos;altera_avalon_spi.spi_control_port&apos; /&gt;&lt;slave name=&apos;imu_spim.slave&apos; start=&apos;0xE600&apos; end=&apos;0xE610&apos; type=&apos;imu_spim.slave&apos; /&gt;&lt;slave name=&apos;vector_controller_master_0.slave&apos; start=&apos;0xF000&apos; end=&apos;0xF040&apos; type=&apos;vector_controller_master.slave&apos; /&gt;&lt;slave name=&apos;motor_controller_5.slave&apos; start=&apos;0xF100&apos; end=&apos;0xF108&apos; type=&apos;motor_controller.slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="instruction_rom_0.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="16" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="16" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="75000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="instruction_rom_0.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="srt2" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios_0.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;slave name=&quot;float32to16_0&quot; baseAddress=&quot;0&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="47136" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="External" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="3" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone 10 LP" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_nios2_gen2_rtl_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_nios2_gen2_rtl_module.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="controller" as="nios_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 31 starting:altera_nios2_gen2 "submodules/controller_nios_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios_0"><![CDATA["<b>nios_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/controller_nios_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios_0"><![CDATA["<b>controller</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 212 starting:altera_nios2_gen2_unit "submodules/controller_nios_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'controller_nios_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=controller_nios_0_cpu --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0035_cpu_gen/ --quartus_bindir=C:/opt/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0035_cpu_gen//controller_nios_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:07 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:09 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:09 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:09 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'controller_nios_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_performance_counter:20.1:control_slave_address_width=3,numberOfSections=1"
   instancePathKey="controller:.:performance_counter_0"
   kind="altera_avalon_performance_counter"
   version="20.1"
   name="controller_performance_counter_0">
  <parameter name="control_slave_address_width" value="3" />
  <parameter name="numberOfSections" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_performance_counter_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_performance_counter/altera_avalon_performance_counter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="performance_counter_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 31 starting:altera_avalon_performance_counter "submodules/controller_performance_counter_0"</message>
   <message level="Info" culprit="performance_counter_0">Starting RTL generation for module 'controller_performance_counter_0'</message>
   <message level="Info" culprit="performance_counter_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=controller_performance_counter_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0015_performance_counter_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0015_performance_counter_0_gen//controller_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="performance_counter_0">Done RTL generation for module 'controller_performance_counter_0'</message>
   <message level="Info" culprit="performance_counter_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_performance_counter</b> "<b>performance_counter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:20.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=75000000,derived_capture=true,derived_do_test_bench_wiring=true,derived_edge_type=RISING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=RISING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=0,width=1"
   instancePathKey="controller:.:pio_0"
   kind="altera_avalon_pio"
   version="20.1"
   name="controller_pio_0">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="75000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="RISING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_pio_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="pio_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 30 starting:altera_avalon_pio "submodules/controller_pio_0"</message>
   <message level="Info" culprit="pio_0">Starting RTL generation for module 'controller_pio_0'</message>
   <message level="Info" culprit="pio_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0016_pio_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0016_pio_0_gen//controller_pio_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_0">Done RTL generation for module 'controller_pio_0'</message>
   <message level="Info" culprit="pio_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:20.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=75000000,derived_capture=false,derived_do_test_bench_wiring=true,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=LEVEL,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=true,simDrivenValue=4294967295,width=32"
   instancePathKey="controller:.:pio_1"
   kind="altera_avalon_pio"
   version="20.1"
   name="controller_pio_1">
  <parameter name="derived_do_test_bench_wiring" value="true" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="75000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="4294967295" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="LEVEL" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_pio_1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="pio_1" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 29 starting:altera_avalon_pio "submodules/controller_pio_1"</message>
   <message level="Info" culprit="pio_1">Starting RTL generation for module 'controller_pio_1'</message>
   <message level="Info" culprit="pio_1">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_1 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0017_pio_1_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0017_pio_1_gen//controller_pio_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_1">Done RTL generation for module 'controller_pio_1'</message>
   <message level="Info" culprit="pio_1"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:20.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=75000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=10"
   instancePathKey="controller:.:pio_2"
   kind="altera_avalon_pio"
   version="20.1"
   name="controller_pio_2">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="75000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="10" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_pio_2.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="pio_2" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 28 starting:altera_avalon_pio "submodules/controller_pio_2"</message>
   <message level="Info" culprit="pio_2">Starting RTL generation for module 'controller_pio_2'</message>
   <message level="Info" culprit="pio_2">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_2 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0018_pio_2_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0018_pio_2_gen//controller_pio_2_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_2">Done RTL generation for module 'controller_pio_2'</message>
   <message level="Info" culprit="pio_2"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_2</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="spi_slave_to_avalon_mm_master_bridge:20.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,SYNC_DEPTH=2"
   instancePathKey="controller:.:spi_slave_to_avalon_mm_master_bridge_0"
   kind="spi_slave_to_avalon_mm_master_bridge"
   version="20.1"
   name="SPISlaveToAvalonMasterBridge">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/spiphyslave.sdc"
       type="SDC" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/SPISlaveToAvalonMasterBridge.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/channel_adapter_btop_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/channel_adapter_ptob_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/spislave_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.sdc" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_packets_to_master_inst_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_btop_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_ptob_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/spislave_inst_for_spichain.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="spi_slave_to_avalon_mm_master_bridge_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 27 starting:spi_slave_to_avalon_mm_master_bridge "submodules/SPISlaveToAvalonMasterBridge"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_sh.exe -t C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0003_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.660s</message>
   <message level="Debug">Command took 0.505s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_sh.exe -t C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0019_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/opt/intelfpga_lite/20.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\opt\intelfpga_lite\20.1\ip\altera\sopc_builder_ip\altera_avalon_spislave_to_avalonmm_bridge\SPISlaveToAvalonMasterBridge.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0019_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=SPISlaveToAvalonMasterBridge "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SYNC_DEPTH=D\"2\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.458s</message>
   <message level="Debug">Command took 0.509s</message>
   <message level="Info" culprit="spi_slave_to_avalon_mm_master_bridge_0"><![CDATA["<b>controller</b>" instantiated <b>spi_slave_to_avalon_mm_master_bridge</b> "<b>spi_slave_to_avalon_mm_master_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_spi:20.1:actualClockRate=1.875E7,actualSlaveSelectToSClkDelay=0.0,avalonSpec=2.0,clockPhase=0,clockPolarity=0,dataWidth=8,disableAvalonFlowControl=false,inputClockRate=75000000,insertDelayBetweenSlaveSelectAndSClk=false,insertSync=false,legacySignalsAllow=false,lsbOrderedFirst=false,masterSPI=true,numberOfSlaves=1,slaveDataBusWidth=16,syncRegDepth=2,targetClockRate=20000000,targetSlaveSelectToSClkDelay=0.0"
   instancePathKey="controller:.:spim_0"
   kind="altera_avalon_spi"
   version="20.1"
   name="controller_spim_0">
  <parameter name="legacySignalsAllow" value="false" />
  <parameter name="insertSync" value="false" />
  <parameter name="targetClockRate" value="20000000" />
  <parameter name="disableAvalonFlowControl" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clockPolarity" value="0" />
  <parameter name="insertDelayBetweenSlaveSelectAndSClk" value="false" />
  <parameter name="actualClockRate" value="1.875E7" />
  <parameter name="clockPhase" value="0" />
  <parameter name="masterSPI" value="true" />
  <parameter name="slaveDataBusWidth" value="16" />
  <parameter name="numberOfSlaves" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="actualSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="inputClockRate" value="75000000" />
  <parameter name="dataWidth" value="8" />
  <parameter name="targetSlaveSelectToSClkDelay" value="0.0" />
  <parameter name="lsbOrderedFirst" value="false" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_spim_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_spi/altera_avalon_spi_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="spim_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 26 starting:altera_avalon_spi "submodules/controller_spim_0"</message>
   <message level="Info" culprit="spim_0">Starting RTL generation for module 'controller_spim_0'</message>
   <message level="Info" culprit="spim_0">  Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=controller_spim_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0020_spim_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0020_spim_0_gen//controller_spim_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="spim_0">Done RTL generation for module 'controller_spim_0'</message>
   <message level="Info" culprit="spim_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_spi</b> "<b>spim_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:20.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="controller:.:st_packets_to_bytes_0"
   kind="altera_avalon_st_packets_to_bytes"
   version="20.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="st_packets_to_bytes_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 25 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="st_packets_to_bytes_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>st_packets_to_bytes_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_packets_to_bytes.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:20.1:id=-889275714,timestamp=1613744796"
   instancePathKey="controller:.:sysid_qsys_0"
   kind="altera_avalon_sysid_qsys"
   version="20.1"
   name="controller_sysid_qsys_0">
  <parameter name="id" value="-889275714" />
  <parameter name="timestamp" value="1613744796" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_sysid_qsys_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="sysid_qsys_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 24 starting:altera_avalon_sysid_qsys "submodules/controller_sysid_qsys_0"</message>
   <message level="Info" culprit="sysid_qsys_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid_qsys_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:20.1:alwaysRun=false,counterSize=32,fixedPeriod=true,loadValue=149999,mult=0.001,period=2,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=false,systemFrequency=75000000,ticksPerSec=500.0,timeoutPulseOutput=false,timerPreset=CUSTOM,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="controller:.:timer_0"
   kind="altera_avalon_timer"
   version="20.1"
   name="controller_timer_0">
  <parameter name="loadValue" value="149999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="2" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="500.0" />
  <parameter name="systemFrequency" value="75000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="true" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="false" />
  <parameter name="timerPreset" value="CUSTOM" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_timer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="timer_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 23 starting:altera_avalon_timer "submodules/controller_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'controller_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=controller_timer_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0023_timer_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0023_timer_0_gen//controller_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'controller_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>controller</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="vector_controller_master:1.0:"
   instancePathKey="controller:.:vector_controller_master_0"
   kind="vector_controller_master"
   version="1.0"
   name="vector_controller_master">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/vector_controller_master.sv"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/hdl/vector_controller_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="vector_controller_master_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 22 starting:vector_controller_master "submodules/vector_controller_master"</message>
   <message level="Info" culprit="vector_controller_master_0"><![CDATA["<b>controller</b>" instantiated <b>vector_controller_master</b> "<b>vector_controller_master_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,DAISY_CHAIN_ENABLE=0,INTERRUPT_LATENCY_CYCLES=2,NUMBER_OF_INT_PORTS=9,OVERRIDE_INTERRUPT_LATENCY=false,RIL_WIDTH=2(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_vic_csr:20.1:AUTO_I1_INTERRUPTS_USED=0,DAISY_CHAIN_ENABLE=0,NUMBER_OF_INT_PORTS=9,RIL_WIDTH=2,RRS_WIDTH=6)(altera_vic_priority:20.1:DATA_WIDTH=19,NUMBER_OF_INT_PORTS=9,PRIORITY_LATENCY=3,PRIORITY_WIDTH=2)(altera_vic_vector:20.1:DAISY_CHAIN_ENABLE=0)(clock:20.1:)(clock:20.1:)(reset:20.1:)(clock:20.1:)(reset:20.1:)(clock:20.1:)(reset:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)"
   instancePathKey="controller:.:vic_0"
   kind="altera_vic"
   version="20.1"
   name="controller_vic_0">
  <parameter name="INTERRUPT_LATENCY_CYCLES" value="2" />
  <parameter name="OVERRIDE_INTERRUPT_LATENCY" value="false" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="NUMBER_OF_INT_PORTS" value="9" />
  <parameter name="DAISY_CHAIN_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="RIL_WIDTH" value="2" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_vic_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_priority.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_compare2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_compare4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_vector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/top/altera_vic_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/csr/altera_vic_csr_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/priority/altera_vic_priority_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/vector/altera_vic_vector_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="controller" as="vic_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 21 starting:altera_vic "submodules/controller_vic_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_csr</b> "<b>submodules/altera_vic_csr</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_priority</b> "<b>submodules/altera_vic_priority</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_vector</b> "<b>submodules/altera_vic_vector</b>"]]></message>
   <message level="Info" culprit="vic_0"><![CDATA["<b>controller</b>" instantiated <b>altera_vic</b> "<b>vic_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 211 starting:altera_vic_csr "submodules/altera_vic_csr"</message>
   <message level="Info" culprit="vic_csr"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_csr</b> "<b>vic_csr</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 210 starting:altera_vic_priority "submodules/altera_vic_priority"</message>
   <message level="Info" culprit="vic_priority"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_priority</b> "<b>vic_priority</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 209 starting:altera_vic_vector "submodules/altera_vic_vector"</message>
   <message level="Info" culprit="vic_vector"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_vector</b> "<b>vic_vector</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_master_translator:20.1:ENABLE_MULTICYCLE=1,SHARED_COMB_AND_MULTI=0,USE_DATAA=1,USE_DATAB=1,USE_DONE=1,USE_ESTATUS=1,USE_IPENDING=1,USE_MULTI_DATAA=1,USE_MULTI_DATAB=1,USE_MULTI_N=1,USE_MULTI_READRA=1,USE_MULTI_READRB=1,USE_MULTI_RESULT=1,USE_MULTI_WRITERC=1,USE_N=1,USE_READRA=1,USE_READRB=1,USE_START=1,USE_WRITERC=1"
   instancePathKey="controller:.:nios_0_custom_instruction_master_translator"
   kind="altera_customins_master_translator"
   version="20.1"
   name="altera_customins_master_translator">
  <parameter name="USE_WRITERC" value="1" />
  <parameter name="USE_DATAB" value="1" />
  <parameter name="USE_N" value="1" />
  <parameter name="USE_IPENDING" value="1" />
  <parameter name="USE_MULTI_WRITERC" value="1" />
  <parameter name="USE_MULTI_RESULT" value="1" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <parameter name="USE_ESTATUS" value="1" />
  <parameter name="USE_MULTI_N" value="1" />
  <parameter name="USE_MULTI_READRB" value="1" />
  <parameter name="USE_MULTI_READRA" value="1" />
  <parameter name="USE_READRB" value="1" />
  <parameter name="USE_READRA" value="1" />
  <parameter name="USE_START" value="1" />
  <parameter name="USE_DONE" value="1" />
  <parameter name="USE_MULTI_DATAA" value="1" />
  <parameter name="USE_MULTI_DATAB" value="1" />
  <parameter name="USE_DATAA" value="1" />
  <parameter name="SHARED_COMB_AND_MULTI" value="0" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_customins_master_translator.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_customins_master_translator/altera_customins_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller"
     as="nios_0_custom_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 23 starting:altera_customins_master_translator "submodules/altera_customins_master_translator"</message>
   <message level="Info" culprit="nios_0_custom_instruction_master_translator"><![CDATA["<b>controller</b>" instantiated <b>altera_customins_master_translator</b> "<b>nios_0_custom_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_xconnect:20.1:ENABLE_MULTICYCLE=0,MASTER_INDEX=0,OPCODE_H=240,OPCODE_L=224"
   instancePathKey="controller:.:nios_0_custom_instruction_master_comb_xconnect"
   kind="altera_customins_xconnect"
   version="20.1"
   name="controller_nios_0_custom_instruction_master_comb_xconnect">
  <parameter name="OPCODE_L" value="224" />
  <parameter name="OPCODE_H" value="240" />
  <parameter name="MASTER_INDEX" value="0" />
  <parameter name="ENABLE_MULTICYCLE" value="0" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_custom_instruction_master_comb_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller"
     as="nios_0_custom_instruction_master_comb_xconnect" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 22 starting:altera_customins_xconnect "submodules/controller_nios_0_custom_instruction_master_comb_xconnect"</message>
   <message level="Info" culprit="nios_0_custom_instruction_master_comb_xconnect"><![CDATA["<b>controller</b>" instantiated <b>altera_customins_xconnect</b> "<b>nios_0_custom_instruction_master_comb_xconnect</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_slave_translator:20.1:ENABLE_MULTICYCLE=0,NUM_FIXED_CYCLES=0,N_WIDTH=4,USE_DATAA=1,USE_DATAB=1,USE_DONE=0,USE_ESTATUS=0,USE_IPENDING=0,USE_N=1,USE_READRA=0,USE_READRB=0,USE_RESET_REQUEST=0,USE_START=0,USE_WRITERC=0"
   instancePathKey="controller:.:nios_0_custom_instruction_master_comb_slave_translator0"
   kind="altera_customins_slave_translator"
   version="20.1"
   name="altera_customins_slave_translator">
  <parameter name="USE_WRITERC" value="0" />
  <parameter name="USE_DATAB" value="1" />
  <parameter name="USE_N" value="1" />
  <parameter name="USE_IPENDING" value="0" />
  <parameter name="NUM_FIXED_CYCLES" value="0" />
  <parameter name="USE_RESET_REQUEST" value="0" />
  <parameter name="ENABLE_MULTICYCLE" value="0" />
  <parameter name="USE_ESTATUS" value="0" />
  <parameter name="USE_READRB" value="0" />
  <parameter name="USE_READRA" value="0" />
  <parameter name="USE_START" value="0" />
  <parameter name="USE_DONE" value="0" />
  <parameter name="N_WIDTH" value="4" />
  <parameter name="USE_DATAA" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_customins_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_customins_slave_translator/altera_customins_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller"
     as="nios_0_custom_instruction_master_comb_slave_translator0,nios_0_custom_instruction_master_multi_slave_translator0,nios_0_custom_instruction_master_multi_slave_translator1" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 21 starting:altera_customins_slave_translator "submodules/altera_customins_slave_translator"</message>
   <message
       level="Info"
       culprit="nios_0_custom_instruction_master_comb_slave_translator0"><![CDATA["<b>controller</b>" instantiated <b>altera_customins_slave_translator</b> "<b>nios_0_custom_instruction_master_comb_slave_translator0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_customins_xconnect:20.1:ENABLE_MULTICYCLE=1,MASTER_INDEX=0,1,OPCODE_H=1,256,OPCODE_L=0,248"
   instancePathKey="controller:.:nios_0_custom_instruction_master_multi_xconnect"
   kind="altera_customins_xconnect"
   version="20.1"
   name="controller_nios_0_custom_instruction_master_multi_xconnect">
  <parameter name="OPCODE_L" value="0,248" />
  <parameter name="OPCODE_H" value="1,256" />
  <parameter name="MASTER_INDEX" value="0,1" />
  <parameter name="ENABLE_MULTICYCLE" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_custom_instruction_master_multi_xconnect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_customins_xconnect/altera_customins_xconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller"
     as="nios_0_custom_instruction_master_multi_xconnect" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 20 starting:altera_customins_xconnect "submodules/controller_nios_0_custom_instruction_master_multi_xconnect"</message>
   <message
       level="Info"
       culprit="nios_0_custom_instruction_master_multi_xconnect"><![CDATA["<b>controller</b>" instantiated <b>altera_customins_xconnect</b> "<b>nios_0_custom_instruction_master_multi_xconnect</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {SYNC_RESET} {0};add_instance {data_ram_1_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {data_ram_1_s2_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {data_ram_1_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {data_ram_1_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {data_ram_1_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_1_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {data_ram_1_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_READ} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {data_ram_1_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {data_ram_1_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {data_ram_1_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {data_ram_1_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_1_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_1_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_1_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_universal_master_0} {data_ram_1_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_universal_master_0/data_ram_1_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_universal_master_0/data_ram_1_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_universal_master_0/data_ram_1_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge.out_reset} {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.reset} {reset};add_connection {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge.out_reset} {data_ram_1_s2_translator.reset} {reset};add_connection {clk_1_clk_clock_bridge.out_clk} {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {data_ram_1_s2_translator.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge.clk} {clock};add_interface {clk_1_clk} {clock} {slave};set_interface_property {clk_1_clk} {EXPORT_OF} {clk_1_clk_clock_bridge.in_clk};add_interface {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge.in_reset};add_interface {spi_slave_to_avalon_mm_master_bridge_0_avalon_master} {avalon} {slave};set_interface_property {spi_slave_to_avalon_mm_master_bridge_0_avalon_master} {EXPORT_OF} {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_anti_master_0};add_interface {data_ram_1_s2} {avalon} {master};set_interface_property {data_ram_1_s2} {EXPORT_OF} {data_ram_1_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.data_ram_1.s2} {0};set_module_assignment {interconnect_id.spi_slave_to_avalon_mm_master_bridge_0.avalon_master} {0};(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:20.1:)(reset:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)"
   instancePathKey="controller:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="20.1"
   name="controller_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator} {SYNC_RESET} {0};add_instance {data_ram_1_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {data_ram_1_s2_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {data_ram_1_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {data_ram_1_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {data_ram_1_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_1_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {data_ram_1_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_READ} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {data_ram_1_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_1_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {data_ram_1_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {data_ram_1_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {data_ram_1_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_1_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {data_ram_1_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {data_ram_1_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_1_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_1_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {clk_1_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_universal_master_0} {data_ram_1_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_universal_master_0/data_ram_1_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_universal_master_0/data_ram_1_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_universal_master_0/data_ram_1_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge.out_reset} {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.reset} {reset};add_connection {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge.out_reset} {data_ram_1_s2_translator.reset} {reset};add_connection {clk_1_clk_clock_bridge.out_clk} {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {data_ram_1_s2_translator.clk} {clock};add_connection {clk_1_clk_clock_bridge.out_clk} {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge.clk} {clock};add_interface {clk_1_clk} {clock} {slave};set_interface_property {clk_1_clk} {EXPORT_OF} {clk_1_clk_clock_bridge.in_clk};add_interface {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {spi_slave_to_avalon_mm_master_bridge_0_clk_reset_reset_bridge.in_reset};add_interface {spi_slave_to_avalon_mm_master_bridge_0_avalon_master} {avalon} {slave};set_interface_property {spi_slave_to_avalon_mm_master_bridge_0_avalon_master} {EXPORT_OF} {spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator.avalon_anti_master_0};add_interface {data_ram_1_s2} {avalon} {master};set_interface_property {data_ram_1_s2} {EXPORT_OF} {data_ram_1_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.data_ram_1.s2} {0};set_module_assignment {interconnect_id.spi_slave_to_avalon_mm_master_bridge_0.avalon_master} {0};" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="controller" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 17 starting:altera_mm_interconnect "submodules/controller_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>controller</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_0_data_master_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {nios_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_0_data_master_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {nios_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_0_instruction_master_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {nios_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {nios_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_1_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {instruction_rom_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {data_ram_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {data_ram_0_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {data_ram_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {data_ram_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {data_ram_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {data_ram_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {data_ram_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {data_ram_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {data_ram_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {data_ram_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {data_ram_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {data_ram_1_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {data_ram_1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {data_ram_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {data_ram_1_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_1_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {data_ram_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {data_ram_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {data_ram_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {data_ram_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {data_ram_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {nios_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {nios_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {nios_0_data_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {nios_0_data_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {nios_0_data_master_agent} {PKT_CACHE_H} {86};set_instance_parameter_value {nios_0_data_master_agent} {PKT_CACHE_L} {83};set_instance_parameter_value {nios_0_data_master_agent} {PKT_THREAD_ID_H} {79};set_instance_parameter_value {nios_0_data_master_agent} {PKT_THREAD_ID_L} {79};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {nios_0_data_master_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {nios_0_data_master_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_0_data_master_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {nios_0_data_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {nios_0_data_master_agent} {ST_DATA_W} {92};set_instance_parameter_value {nios_0_data_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;nios_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b800&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x0000000000000e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;mm_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000e000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;instruction_rom_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;data_ram_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x00000000000009000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;data_ram_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b000&quot;
   end=&quot;0x0000000000000b400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios_0_data_master_agent} {ID} {0};set_instance_parameter_value {nios_0_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_CACHE_H} {86};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_CACHE_L} {83};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_THREAD_ID_H} {79};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_THREAD_ID_L} {79};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {nios_0_instruction_master_agent} {ST_DATA_W} {92};set_instance_parameter_value {nios_0_instruction_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios_0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;nios_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b800&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;instruction_rom_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios_0_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios_0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {ST_DATA_W} {92};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {ID} {5};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_bridge_0_s0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mm_bridge_0_s0_agent} {ST_DATA_W} {92};set_instance_parameter_value {mm_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_bridge_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mm_bridge_0_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mm_bridge_0_s0_agent} {ID} {3};set_instance_parameter_value {mm_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {mm_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_bridge_1_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_bridge_1_s0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mm_bridge_1_s0_agent} {ST_DATA_W} {92};set_instance_parameter_value {mm_bridge_1_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_1_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_1_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_bridge_1_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mm_bridge_1_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mm_bridge_1_s0_agent} {ID} {4};set_instance_parameter_value {mm_bridge_1_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {ECC_ENABLE} {0};add_instance {mm_bridge_1_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {instruction_rom_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {instruction_rom_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {instruction_rom_0_s1_agent} {ST_DATA_W} {92};set_instance_parameter_value {instruction_rom_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {instruction_rom_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {instruction_rom_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {instruction_rom_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {instruction_rom_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {instruction_rom_0_s1_agent} {ID} {2};set_instance_parameter_value {instruction_rom_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {ECC_ENABLE} {0};add_instance {instruction_rom_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {data_ram_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {data_ram_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {data_ram_0_s1_agent} {ST_DATA_W} {92};set_instance_parameter_value {data_ram_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {data_ram_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {data_ram_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {data_ram_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {data_ram_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {data_ram_0_s1_agent} {ID} {0};set_instance_parameter_value {data_ram_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_0_s1_agent} {ECC_ENABLE} {0};add_instance {data_ram_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {data_ram_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {data_ram_1_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {data_ram_1_s1_agent} {ST_DATA_W} {92};set_instance_parameter_value {data_ram_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {data_ram_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {data_ram_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {data_ram_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {data_ram_1_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {data_ram_1_s1_agent} {ID} {1};set_instance_parameter_value {data_ram_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_1_s1_agent} {ECC_ENABLE} {0};add_instance {data_ram_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 0 1 5 3 4 };set_instance_parameter_value {router} {CHANNEL_ID} {001000 010000 100000 000001 000010 000100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000 0xb000 0xb800 0xc000 0xe000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 0x9000 0xb400 0xc000 0xe000 0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {51};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router} {PKT_TRANS_READ} {55};set_instance_parameter_value {router} {ST_DATA_W} {92};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 5 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0xb800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000 0xc000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {51};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_001} {ST_DATA_W} {92};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {51};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_002} {ST_DATA_W} {92};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {51};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_003} {ST_DATA_W} {92};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {51};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_004} {ST_DATA_W} {92};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {51};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_005} {ST_DATA_W} {92};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {51};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_006} {ST_DATA_W} {92};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {51};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_007} {ST_DATA_W} {92};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {92};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {92};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {92};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {92};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {nios_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mm_bridge_1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios_0_data_master_translator.avalon_universal_master_0} {nios_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios_0_data_master_translator.avalon_universal_master_0/nios_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_0_data_master_translator.avalon_universal_master_0/nios_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_0_data_master_translator.avalon_universal_master_0/nios_0_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {nios_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios_0_data_master_agent.rp} {qsys_mm.response};add_connection {nios_0_instruction_master_translator.avalon_universal_master_0} {nios_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios_0_instruction_master_translator.avalon_universal_master_0/nios_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_0_instruction_master_translator.avalon_universal_master_0/nios_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_0_instruction_master_translator.avalon_universal_master_0/nios_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {nios_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {nios_0_debug_mem_slave_agent.m0} {nios_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios_0_debug_mem_slave_agent.m0/nios_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios_0_debug_mem_slave_agent.m0/nios_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios_0_debug_mem_slave_agent.m0/nios_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios_0_debug_mem_slave_agent.rf_source} {nios_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios_0_debug_mem_slave_agent_rsp_fifo.out} {nios_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios_0_debug_mem_slave_agent.rdata_fifo_src} {nios_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {nios_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/nios_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {mm_bridge_0_s0_agent.m0} {mm_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_bridge_0_s0_agent.rf_source} {mm_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_bridge_0_s0_agent_rsp_fifo.out} {mm_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_bridge_0_s0_agent.rdata_fifo_src} {mm_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {mm_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/mm_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {mm_bridge_1_s0_agent.m0} {mm_bridge_1_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_bridge_1_s0_agent.m0/mm_bridge_1_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_1_s0_agent.m0/mm_bridge_1_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_1_s0_agent.m0/mm_bridge_1_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_bridge_1_s0_agent.rf_source} {mm_bridge_1_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_bridge_1_s0_agent_rsp_fifo.out} {mm_bridge_1_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_bridge_1_s0_agent.rdata_fifo_src} {mm_bridge_1_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {mm_bridge_1_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/mm_bridge_1_s0_agent.cp} {qsys_mm.command};add_connection {instruction_rom_0_s1_agent.m0} {instruction_rom_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {instruction_rom_0_s1_agent.m0/instruction_rom_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {instruction_rom_0_s1_agent.m0/instruction_rom_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {instruction_rom_0_s1_agent.m0/instruction_rom_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {instruction_rom_0_s1_agent.rf_source} {instruction_rom_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {instruction_rom_0_s1_agent_rsp_fifo.out} {instruction_rom_0_s1_agent.rf_sink} {avalon_streaming};add_connection {instruction_rom_0_s1_agent.rdata_fifo_src} {instruction_rom_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {instruction_rom_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/instruction_rom_0_s1_agent.cp} {qsys_mm.command};add_connection {data_ram_0_s1_agent.m0} {data_ram_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {data_ram_0_s1_agent.m0/data_ram_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {data_ram_0_s1_agent.m0/data_ram_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {data_ram_0_s1_agent.m0/data_ram_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {data_ram_0_s1_agent.rf_source} {data_ram_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {data_ram_0_s1_agent_rsp_fifo.out} {data_ram_0_s1_agent.rf_sink} {avalon_streaming};add_connection {data_ram_0_s1_agent.rdata_fifo_src} {data_ram_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {data_ram_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/data_ram_0_s1_agent.cp} {qsys_mm.command};add_connection {data_ram_1_s1_agent.m0} {data_ram_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {data_ram_1_s1_agent.m0/data_ram_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {data_ram_1_s1_agent.m0/data_ram_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {data_ram_1_s1_agent.m0/data_ram_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {data_ram_1_s1_agent.rf_source} {data_ram_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {data_ram_1_s1_agent_rsp_fifo.out} {data_ram_1_s1_agent.rf_sink} {avalon_streaming};add_connection {data_ram_1_s1_agent.rdata_fifo_src} {data_ram_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {data_ram_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/data_ram_1_s1_agent.cp} {qsys_mm.command};add_connection {nios_0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios_0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios_0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios_0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {nios_0_debug_mem_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {nios_0_debug_mem_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {mm_bridge_0_s0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {mm_bridge_1_s0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_1_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {instruction_rom_0_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {instruction_rom_0_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {data_ram_0_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {data_ram_0_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {data_ram_1_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {data_ram_1_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_data_master_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_instruction_master_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_debug_mem_slave_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {mm_bridge_0_s0_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {instruction_rom_0_s1_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_0_s1_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_1_s1_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_data_master_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_instruction_master_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {mm_bridge_0_s0_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {mm_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {instruction_rom_0_s1_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {instruction_rom_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_0_s1_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_1_s1_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_s0_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_s0_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_data_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_instruction_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_debug_mem_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_1_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_data_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_instruction_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_debug_mem_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_1_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_1_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {mm_bridge_1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_1_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_1_reset_reset_bridge.in_reset};add_interface {nios_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios_0_reset_reset_bridge_in_reset} {EXPORT_OF} {nios_0_reset_reset_bridge.in_reset};add_interface {nios_0_data_master} {avalon} {slave};set_interface_property {nios_0_data_master} {EXPORT_OF} {nios_0_data_master_translator.avalon_anti_master_0};add_interface {nios_0_instruction_master} {avalon} {slave};set_interface_property {nios_0_instruction_master} {EXPORT_OF} {nios_0_instruction_master_translator.avalon_anti_master_0};add_interface {data_ram_0_s1} {avalon} {master};set_interface_property {data_ram_0_s1} {EXPORT_OF} {data_ram_0_s1_translator.avalon_anti_slave_0};add_interface {data_ram_1_s1} {avalon} {master};set_interface_property {data_ram_1_s1} {EXPORT_OF} {data_ram_1_s1_translator.avalon_anti_slave_0};add_interface {instruction_rom_0_s1} {avalon} {master};set_interface_property {instruction_rom_0_s1} {EXPORT_OF} {instruction_rom_0_s1_translator.avalon_anti_slave_0};add_interface {mm_bridge_0_s0} {avalon} {master};set_interface_property {mm_bridge_0_s0} {EXPORT_OF} {mm_bridge_0_s0_translator.avalon_anti_slave_0};add_interface {mm_bridge_1_s0} {avalon} {master};set_interface_property {mm_bridge_1_s0} {EXPORT_OF} {mm_bridge_1_s0_translator.avalon_anti_slave_0};add_interface {nios_0_debug_mem_slave} {avalon} {master};set_interface_property {nios_0_debug_mem_slave} {EXPORT_OF} {nios_0_debug_mem_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.data_ram_0.s1} {0};set_module_assignment {interconnect_id.data_ram_1.s1} {1};set_module_assignment {interconnect_id.instruction_rom_0.s1} {2};set_module_assignment {interconnect_id.mm_bridge_0.s0} {3};set_module_assignment {interconnect_id.mm_bridge_1.s0} {4};set_module_assignment {interconnect_id.nios_0.data_master} {0};set_module_assignment {interconnect_id.nios_0.debug_mem_slave} {5};set_module_assignment {interconnect_id.nios_0.instruction_master} {1};(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;nios_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b800&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x0000000000000e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;mm_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000e000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;instruction_rom_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;data_ram_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x00000000000009000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;data_ram_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b000&quot;
   end=&quot;0x0000000000000b400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=69,PKT_ADDR_SIDEBAND_L=69,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BURST_TYPE_H=68,PKT_BURST_TYPE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_CACHE_H=86,PKT_CACHE_L=83,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=70,PKT_DATA_SIDEBAND_L=70,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_QOS_H=72,PKT_QOS_L=72,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=75,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=79,PKT_THREAD_ID_L=79,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_EXCLUSIVE=57,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=92,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;nios_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b800&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;instruction_rom_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=69,PKT_ADDR_SIDEBAND_L=69,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BURST_TYPE_H=68,PKT_BURST_TYPE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_CACHE_H=86,PKT_CACHE_L=83,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=70,PKT_DATA_SIDEBAND_L=70,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_QOS_H=72,PKT_QOS_L=72,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=75,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=79,PKT_THREAD_ID_L=79,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_EXCLUSIVE=57,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=92,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=75,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=92,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=93,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=75,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=92,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=93,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=75,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=92,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=93,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=75,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=92,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=93,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=75,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=92,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=93,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=75,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=92,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=93,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:20.1:CHANNEL_ID=001000,010000,100000,000001,000010,000100,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,5,3,4,END_ADDRESS=0x8000,0x9000,0xb400,0xc000,0xe000,0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=2:001000:0x0:0x8000:both:1:0:0:1,0:010000:0x8000:0x9000:both:1:0:0:1,1:100000:0xb000:0xb400:both:1:0:0:1,5:000001:0xb800:0xc000:both:1:0:0:1,3:000010:0xc000:0xe000:both:1:0:0:1,4:000100:0xe000:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000,0xb000,0xb800,0xc000,0xe000,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,both,both,both,both,both)(altera_merlin_router:20.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,5,END_ADDRESS=0x8000,0xc000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:10:0x0:0x8000:both:1:0:0:1,5:01:0xb800:0xc000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xb800,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:20.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=75000000,NUM_CLOCK_OUTPUTS=1)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)"
   instancePathKey="controller:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="20.1"
   name="controller_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_0_data_master_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {nios_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_0_data_master_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {nios_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_0_instruction_master_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {nios_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {nios_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_1_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_1_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {instruction_rom_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {instruction_rom_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {data_ram_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {data_ram_0_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {data_ram_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {data_ram_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {data_ram_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {data_ram_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {data_ram_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {data_ram_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {data_ram_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {data_ram_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {data_ram_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {data_ram_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {data_ram_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {data_ram_1_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {data_ram_1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {data_ram_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {data_ram_1_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_1_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {data_ram_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {data_ram_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {data_ram_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {data_ram_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {data_ram_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {data_ram_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {data_ram_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {nios_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {nios_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {nios_0_data_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {nios_0_data_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {nios_0_data_master_agent} {PKT_CACHE_H} {86};set_instance_parameter_value {nios_0_data_master_agent} {PKT_CACHE_L} {83};set_instance_parameter_value {nios_0_data_master_agent} {PKT_THREAD_ID_H} {79};set_instance_parameter_value {nios_0_data_master_agent} {PKT_THREAD_ID_L} {79};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {nios_0_data_master_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {nios_0_data_master_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {nios_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {nios_0_data_master_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_0_data_master_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {nios_0_data_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {nios_0_data_master_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {nios_0_data_master_agent} {ST_DATA_W} {92};set_instance_parameter_value {nios_0_data_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;nios_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b800&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x0000000000000e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;mm_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000e000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;instruction_rom_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;data_ram_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x00000000000009000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;data_ram_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b000&quot;
   end=&quot;0x0000000000000b400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios_0_data_master_agent} {ID} {0};set_instance_parameter_value {nios_0_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_QOS_H} {72};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_QOS_L} {72};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {70};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {70};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {69};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {69};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURST_TYPE_H} {68};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURST_TYPE_L} {67};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_CACHE_H} {86};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_CACHE_L} {83};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_THREAD_ID_H} {79};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_THREAD_ID_L} {79};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {nios_0_instruction_master_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {nios_0_instruction_master_agent} {ST_DATA_W} {92};set_instance_parameter_value {nios_0_instruction_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios_0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;nios_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b800&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;instruction_rom_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios_0_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios_0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {ST_DATA_W} {92};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {ID} {5};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_bridge_0_s0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mm_bridge_0_s0_agent} {ST_DATA_W} {92};set_instance_parameter_value {mm_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_bridge_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mm_bridge_0_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mm_bridge_0_s0_agent} {ID} {3};set_instance_parameter_value {mm_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {mm_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_bridge_1_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {mm_bridge_1_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_bridge_1_s0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mm_bridge_1_s0_agent} {ST_DATA_W} {92};set_instance_parameter_value {mm_bridge_1_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_1_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_1_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_bridge_1_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mm_bridge_1_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mm_bridge_1_s0_agent} {ID} {4};set_instance_parameter_value {mm_bridge_1_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_1_s0_agent} {ECC_ENABLE} {0};add_instance {mm_bridge_1_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_bridge_1_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {instruction_rom_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {instruction_rom_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {instruction_rom_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {instruction_rom_0_s1_agent} {ST_DATA_W} {92};set_instance_parameter_value {instruction_rom_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {instruction_rom_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {instruction_rom_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {instruction_rom_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {instruction_rom_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {instruction_rom_0_s1_agent} {ID} {2};set_instance_parameter_value {instruction_rom_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s1_agent} {ECC_ENABLE} {0};add_instance {instruction_rom_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {instruction_rom_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {data_ram_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {data_ram_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {data_ram_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {data_ram_0_s1_agent} {ST_DATA_W} {92};set_instance_parameter_value {data_ram_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {data_ram_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {data_ram_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {data_ram_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {data_ram_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {data_ram_0_s1_agent} {ID} {0};set_instance_parameter_value {data_ram_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_0_s1_agent} {ECC_ENABLE} {0};add_instance {data_ram_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {data_ram_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {data_ram_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {91};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {89};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_RESPONSE_STATUS_H} {88};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_RESPONSE_STATUS_L} {87};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BURST_SIZE_H} {66};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BURST_SIZE_L} {64};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BEGIN_BURST} {71};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_PROTECTION_H} {82};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_PROTECTION_L} {80};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BURSTWRAP_H} {63};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_SRC_ID_H} {75};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_SRC_ID_L} {73};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_DEST_ID_H} {78};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_DEST_ID_L} {76};set_instance_parameter_value {data_ram_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {data_ram_1_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {data_ram_1_s1_agent} {ST_DATA_W} {92};set_instance_parameter_value {data_ram_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {data_ram_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {data_ram_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {data_ram_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {data_ram_1_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {data_ram_1_s1_agent} {ID} {1};set_instance_parameter_value {data_ram_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_1_s1_agent} {ECC_ENABLE} {0};add_instance {data_ram_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {93};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {data_ram_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 0 1 5 3 4 };set_instance_parameter_value {router} {CHANNEL_ID} {001000 010000 100000 000001 000010 000100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000 0xb000 0xb800 0xc000 0xe000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 0x9000 0xb400 0xc000 0xe000 0x10000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {51};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router} {PKT_TRANS_READ} {55};set_instance_parameter_value {router} {ST_DATA_W} {92};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 5 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0xb800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000 0xc000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {51};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_001} {ST_DATA_W} {92};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {51};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_002} {ST_DATA_W} {92};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {51};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_003} {ST_DATA_W} {92};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {51};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_004} {ST_DATA_W} {92};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {51};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_005} {ST_DATA_W} {92};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {51};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_006} {ST_DATA_W} {92};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {51};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {82};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {80};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {78};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {76};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_007} {ST_DATA_W} {92};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {92};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {92};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {92};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {92};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {92};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {92};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};add_instance {nios_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {mm_bridge_1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios_0_data_master_translator.avalon_universal_master_0} {nios_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios_0_data_master_translator.avalon_universal_master_0/nios_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_0_data_master_translator.avalon_universal_master_0/nios_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_0_data_master_translator.avalon_universal_master_0/nios_0_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {nios_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios_0_data_master_agent.rp} {qsys_mm.response};add_connection {nios_0_instruction_master_translator.avalon_universal_master_0} {nios_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios_0_instruction_master_translator.avalon_universal_master_0/nios_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios_0_instruction_master_translator.avalon_universal_master_0/nios_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios_0_instruction_master_translator.avalon_universal_master_0/nios_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {nios_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {nios_0_debug_mem_slave_agent.m0} {nios_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios_0_debug_mem_slave_agent.m0/nios_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios_0_debug_mem_slave_agent.m0/nios_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios_0_debug_mem_slave_agent.m0/nios_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios_0_debug_mem_slave_agent.rf_source} {nios_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios_0_debug_mem_slave_agent_rsp_fifo.out} {nios_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios_0_debug_mem_slave_agent.rdata_fifo_src} {nios_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {nios_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/nios_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {mm_bridge_0_s0_agent.m0} {mm_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_bridge_0_s0_agent.rf_source} {mm_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_bridge_0_s0_agent_rsp_fifo.out} {mm_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_bridge_0_s0_agent.rdata_fifo_src} {mm_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {mm_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/mm_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {mm_bridge_1_s0_agent.m0} {mm_bridge_1_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_bridge_1_s0_agent.m0/mm_bridge_1_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_1_s0_agent.m0/mm_bridge_1_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_1_s0_agent.m0/mm_bridge_1_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_bridge_1_s0_agent.rf_source} {mm_bridge_1_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_bridge_1_s0_agent_rsp_fifo.out} {mm_bridge_1_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_bridge_1_s0_agent.rdata_fifo_src} {mm_bridge_1_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {mm_bridge_1_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/mm_bridge_1_s0_agent.cp} {qsys_mm.command};add_connection {instruction_rom_0_s1_agent.m0} {instruction_rom_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {instruction_rom_0_s1_agent.m0/instruction_rom_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {instruction_rom_0_s1_agent.m0/instruction_rom_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {instruction_rom_0_s1_agent.m0/instruction_rom_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {instruction_rom_0_s1_agent.rf_source} {instruction_rom_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {instruction_rom_0_s1_agent_rsp_fifo.out} {instruction_rom_0_s1_agent.rf_sink} {avalon_streaming};add_connection {instruction_rom_0_s1_agent.rdata_fifo_src} {instruction_rom_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {instruction_rom_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/instruction_rom_0_s1_agent.cp} {qsys_mm.command};add_connection {data_ram_0_s1_agent.m0} {data_ram_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {data_ram_0_s1_agent.m0/data_ram_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {data_ram_0_s1_agent.m0/data_ram_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {data_ram_0_s1_agent.m0/data_ram_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {data_ram_0_s1_agent.rf_source} {data_ram_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {data_ram_0_s1_agent_rsp_fifo.out} {data_ram_0_s1_agent.rf_sink} {avalon_streaming};add_connection {data_ram_0_s1_agent.rdata_fifo_src} {data_ram_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {data_ram_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/data_ram_0_s1_agent.cp} {qsys_mm.command};add_connection {data_ram_1_s1_agent.m0} {data_ram_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {data_ram_1_s1_agent.m0/data_ram_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {data_ram_1_s1_agent.m0/data_ram_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {data_ram_1_s1_agent.m0/data_ram_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {data_ram_1_s1_agent.rf_source} {data_ram_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {data_ram_1_s1_agent_rsp_fifo.out} {data_ram_1_s1_agent.rf_sink} {avalon_streaming};add_connection {data_ram_1_s1_agent.rdata_fifo_src} {data_ram_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {data_ram_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/data_ram_1_s1_agent.cp} {qsys_mm.command};add_connection {nios_0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios_0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios_0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios_0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {nios_0_debug_mem_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {nios_0_debug_mem_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {mm_bridge_0_s0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_s0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {mm_bridge_1_s0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_1_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {instruction_rom_0_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {instruction_rom_0_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {data_ram_0_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {data_ram_0_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {data_ram_1_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {data_ram_1_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_data_master_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_instruction_master_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_debug_mem_slave_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {mm_bridge_0_s0_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {instruction_rom_0_s1_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_0_s1_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_1_s1_translator.reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_data_master_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_instruction_master_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {nios_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {mm_bridge_0_s0_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {mm_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {instruction_rom_0_s1_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {instruction_rom_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_0_s1_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_1_s1_agent.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {data_ram_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_s0_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_s0_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_data_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_instruction_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_debug_mem_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_1_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_data_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_instruction_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_debug_mem_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_1_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_1_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {mm_bridge_1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_1_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_1_reset_reset_bridge.in_reset};add_interface {nios_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios_0_reset_reset_bridge_in_reset} {EXPORT_OF} {nios_0_reset_reset_bridge.in_reset};add_interface {nios_0_data_master} {avalon} {slave};set_interface_property {nios_0_data_master} {EXPORT_OF} {nios_0_data_master_translator.avalon_anti_master_0};add_interface {nios_0_instruction_master} {avalon} {slave};set_interface_property {nios_0_instruction_master} {EXPORT_OF} {nios_0_instruction_master_translator.avalon_anti_master_0};add_interface {data_ram_0_s1} {avalon} {master};set_interface_property {data_ram_0_s1} {EXPORT_OF} {data_ram_0_s1_translator.avalon_anti_slave_0};add_interface {data_ram_1_s1} {avalon} {master};set_interface_property {data_ram_1_s1} {EXPORT_OF} {data_ram_1_s1_translator.avalon_anti_slave_0};add_interface {instruction_rom_0_s1} {avalon} {master};set_interface_property {instruction_rom_0_s1} {EXPORT_OF} {instruction_rom_0_s1_translator.avalon_anti_slave_0};add_interface {mm_bridge_0_s0} {avalon} {master};set_interface_property {mm_bridge_0_s0} {EXPORT_OF} {mm_bridge_0_s0_translator.avalon_anti_slave_0};add_interface {mm_bridge_1_s0} {avalon} {master};set_interface_property {mm_bridge_1_s0} {EXPORT_OF} {mm_bridge_1_s0_translator.avalon_anti_slave_0};add_interface {nios_0_debug_mem_slave} {avalon} {master};set_interface_property {nios_0_debug_mem_slave} {EXPORT_OF} {nios_0_debug_mem_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.data_ram_0.s1} {0};set_module_assignment {interconnect_id.data_ram_1.s1} {1};set_module_assignment {interconnect_id.instruction_rom_0.s1} {2};set_module_assignment {interconnect_id.mm_bridge_0.s0} {3};set_module_assignment {interconnect_id.mm_bridge_1.s0} {4};set_module_assignment {interconnect_id.nios_0.data_master} {0};set_module_assignment {interconnect_id.nios_0.debug_mem_slave} {5};set_module_assignment {interconnect_id.nios_0.instruction_master} {1};" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="controller" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 18 starting:altera_mm_interconnect "submodules/controller_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>49</b> modules, <b>160</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.051s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.013s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.014s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.014s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>55</b> modules, <b>178</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_1_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_1_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>controller</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_0_data_master_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 196 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_0_debug_mem_slave_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 195 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_0_debug_mem_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 184 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 183 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 182 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 181 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 176 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 175 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_1_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 174 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 173 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 167 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_1_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 162 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 161 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 160 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 2 starting:error_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_qsys_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {performance_counter_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {vic_0_csr_access_translator} {altera_merlin_slave_translator};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READLATENCY} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READ} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITE} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_LOCK} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {83};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {80};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {89};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000900&quot;
   end=&quot;0x00000000000000908&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000600&quot;
   end=&quot;0x00000000000000608&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;performance_counter_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000700&quot;
   end=&quot;0x00000000000000720&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;vic_0_csr_access_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000510&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000000820&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {89};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_DATA_W} {89};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ID} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {performance_counter_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ST_DATA_W} {89};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {performance_counter_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ID} {3};set_instance_parameter_value {performance_counter_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {performance_counter_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_0_csr_agent} {ST_DATA_W} {89};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_csr_agent} {ID} {1};set_instance_parameter_value {msgdma_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {vic_0_csr_access_agent} {altera_merlin_slave_agent};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_H} {31};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {vic_0_csr_access_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {vic_0_csr_access_agent} {ST_DATA_W} {89};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vic_0_csr_access_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {vic_0_csr_access_agent} {ID} {6};set_instance_parameter_value {vic_0_csr_access_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {ECC_ENABLE} {0};add_instance {vic_0_csr_access_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {196};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {194};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {193};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {192};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_H} {171};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_L} {169};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_LOCK} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BEGIN_BURST} {176};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_H} {168};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_L} {168};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_H} {167};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_L} {163};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_H} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {157};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_POSTED} {158};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_WRITE} {159};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_READ} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_H} {180};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_L} {178};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_H} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_L} {181};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_DATA_W} {197};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ID} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {198};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {timer_0_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_0_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {timer_0_s1_agent} {ST_DATA_W} {89};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {timer_0_s1_agent} {ID} {5};set_instance_parameter_value {timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {6 1 2 4 3 5 0 };set_instance_parameter_value {router} {CHANNEL_ID} {0010000 0001000 0100000 0000010 0000100 1000000 0000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both write read both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x400 0x500 0x600 0x700 0x800 0x900 };set_instance_parameter_value {router} {END_ADDRESS} {0x400 0x420 0x510 0x608 0x720 0x820 0x908 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {48};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router} {PKT_TRANS_READ} {52};set_instance_parameter_value {router} {ST_DATA_W} {89};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {6};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {48};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_001} {ST_DATA_W} {89};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {48};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_002} {ST_DATA_W} {89};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {48};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_003} {ST_DATA_W} {89};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {48};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_004} {ST_DATA_W} {89};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {48};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_005} {ST_DATA_W} {89};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {156};set_instance_parameter_value {router_006} {PKT_ADDR_L} {144};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {187};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {185};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {183};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {181};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {159};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {160};set_instance_parameter_value {router_006} {ST_DATA_W} {197};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {48};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_007} {ST_DATA_W} {89};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {75};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {73};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {72};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {76};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {76};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {89};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {89};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {89};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {msgdma_0_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {51};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {167};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {163};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {157};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {171};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {169};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {193};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {192};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {173};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {172};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {194};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {196};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {197};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_0_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {167};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {163};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {157};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {159};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {168};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {168};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {171};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {169};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {193};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {192};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {173};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {172};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {194};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {196};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {197};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {msgdma_0_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {sysid_qsys_0_control_slave_agent.m0} {sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_0_control_slave_agent.rf_source} {sysid_qsys_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent_rsp_fifo.out} {sysid_qsys_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent.rdata_fifo_src} {sysid_qsys_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {sysid_qsys_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sysid_qsys_0_control_slave_agent.cp} {qsys_mm.command};add_connection {performance_counter_0_control_slave_agent.m0} {performance_counter_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {performance_counter_0_control_slave_agent.rf_source} {performance_counter_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {performance_counter_0_control_slave_agent_rsp_fifo.out} {performance_counter_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {performance_counter_0_control_slave_agent.rdata_fifo_src} {performance_counter_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {performance_counter_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/performance_counter_0_control_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_0_csr_agent.m0} {msgdma_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_csr_agent.rf_source} {msgdma_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_csr_agent_rsp_fifo.out} {msgdma_0_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_csr_agent.rdata_fifo_src} {msgdma_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {msgdma_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/msgdma_0_csr_agent.cp} {qsys_mm.command};add_connection {vic_0_csr_access_agent.m0} {vic_0_csr_access_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {vic_0_csr_access_agent.rf_source} {vic_0_csr_access_agent_rsp_fifo.in} {avalon_streaming};add_connection {vic_0_csr_access_agent_rsp_fifo.out} {vic_0_csr_access_agent.rf_sink} {avalon_streaming};add_connection {vic_0_csr_access_agent.rdata_fifo_src} {vic_0_csr_access_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {vic_0_csr_access_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/vic_0_csr_access_agent.cp} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_agent.m0} {msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_descriptor_slave_agent.rf_source} {msgdma_0_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent_rsp_fifo.out} {msgdma_0_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent.rdata_fifo_src} {msgdma_0_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {timer_0_s1_agent.m0} {timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_0_s1_agent.rf_source} {timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rsp_fifo.out} {timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_0_s1_agent.rdata_fifo_src} {timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/timer_0_s1_agent.cp} {qsys_mm.command};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {sysid_qsys_0_control_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {performance_counter_0_control_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {performance_counter_0_control_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {msgdma_0_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {vic_0_csr_access_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {vic_0_csr_access_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {timer_0_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {timer_0_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {cmd_mux_005.src} {msgdma_0_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/msgdma_0_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_cmd_width_adapter.src} {msgdma_0_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_cmd_width_adapter.src/msgdma_0_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_006.src} {msgdma_0_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/msgdma_0_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_rsp_width_adapter.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {timer_0_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {timer_0_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {performance_counter_0_control_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_csr_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vic_0_csr_access_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {timer_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {performance_counter_0_control_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {performance_counter_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_csr_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vic_0_csr_access_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vic_0_csr_access_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {timer_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_reset_n_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {msgdma_0_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {msgdma_0_reset_n_reset_bridge_in_reset} {EXPORT_OF} {msgdma_0_reset_n_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {msgdma_0_csr} {avalon} {master};set_interface_property {msgdma_0_csr} {EXPORT_OF} {msgdma_0_csr_translator.avalon_anti_slave_0};add_interface {msgdma_0_descriptor_slave} {avalon} {master};set_interface_property {msgdma_0_descriptor_slave} {EXPORT_OF} {msgdma_0_descriptor_slave_translator.avalon_anti_slave_0};add_interface {performance_counter_0_control_slave} {avalon} {master};set_interface_property {performance_counter_0_control_slave} {EXPORT_OF} {performance_counter_0_control_slave_translator.avalon_anti_slave_0};add_interface {sysid_qsys_0_control_slave} {avalon} {master};set_interface_property {sysid_qsys_0_control_slave} {EXPORT_OF} {sysid_qsys_0_control_slave_translator.avalon_anti_slave_0};add_interface {timer_0_s1} {avalon} {master};set_interface_property {timer_0_s1} {EXPORT_OF} {timer_0_s1_translator.avalon_anti_slave_0};add_interface {vic_0_csr_access} {avalon} {master};set_interface_property {vic_0_csr_access} {EXPORT_OF} {vic_0_csr_access_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};set_module_assignment {interconnect_id.msgdma_0.csr} {1};set_module_assignment {interconnect_id.msgdma_0.descriptor_slave} {2};set_module_assignment {interconnect_id.performance_counter_0.control_slave} {3};set_module_assignment {interconnect_id.sysid_qsys_0.control_slave} {4};set_module_assignment {interconnect_id.timer_0.s1} {5};set_module_assignment {interconnect_id.vic_0.csr_access} {6};(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000900&quot;
   end=&quot;0x00000000000000908&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000600&quot;
   end=&quot;0x00000000000000608&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;performance_counter_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000700&quot;
   end=&quot;0x00000000000000720&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;vic_0_csr_access_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000510&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000000820&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=66,PKT_ADDR_SIDEBAND_L=66,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=55,PKT_CACHE_H=83,PKT_CACHE_L=80,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=67,PKT_DATA_SIDEBAND_L=67,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_QOS_H=69,PKT_QOS_L=69,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=72,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=76,PKT_THREAD_ID_L=76,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_EXCLUSIVE=54,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=89,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=72,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=72,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=72,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=72,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=72,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0),PKT_ADDR_H=156,PKT_ADDR_L=144,PKT_BEGIN_BURST=176,PKT_BURSTWRAP_H=168,PKT_BURSTWRAP_L=168,PKT_BURST_SIZE_H=171,PKT_BURST_SIZE_L=169,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=167,PKT_BYTE_CNT_L=163,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=183,PKT_DEST_ID_L=181,PKT_ORI_BURST_SIZE_H=196,PKT_ORI_BURST_SIZE_L=194,PKT_PROTECTION_H=187,PKT_PROTECTION_L=185,PKT_RESPONSE_STATUS_H=193,PKT_RESPONSE_STATUS_L=192,PKT_SRC_ID_H=180,PKT_SRC_ID_L=178,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=157,PKT_TRANS_LOCK=161,PKT_TRANS_POSTED=158,PKT_TRANS_READ=160,PKT_TRANS_WRITE=159,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=197,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=198,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=72,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:20.1:CHANNEL_ID=0010000,0001000,0100000,0000010,0000100,1000000,0000001,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,1,2,4,3,5,0,END_ADDRESS=0x400,0x420,0x510,0x608,0x720,0x820,0x908,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=6:0010000:0x0:0x400:both:1:0:0:1,1:0001000:0x400:0x420:both:1:0:0:1,2:0100000:0x500:0x510:write:1:0:0:1,4:0000010:0x600:0x608:read:1:0:0:1,3:0000100:0x700:0x720:both:1:0:0:1,5:1000000:0x800:0x820:both:1:0:0:1,0:0000001:0x900:0x908:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x400,0x500,0x600,0x700,0x800,0x900,ST_CHANNEL_W=7,ST_DATA_W=89,TYPE_OF_TRANSACTION=both,both,write,read,both,both,both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=89,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=89,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=89,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=89,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=89,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=156,PKT_ADDR_L=144,PKT_DEST_ID_H=183,PKT_DEST_ID_L=181,PKT_PROTECTION_H=187,PKT_PROTECTION_L=185,PKT_TRANS_READ=160,PKT_TRANS_WRITE=159,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=197,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=89,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:20.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=55,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_SRC_ID_H=72,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=76,PKT_THREAD_ID_L=76,PKT_TRANS_POSTED=50,PKT_TRANS_WRITE=51,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=7,ST_DATA_W=89,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=7)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=89,VALID_WIDTH=7)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=7,ST_DATA_W=89,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=7,ST_DATA_W=89,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=7,ST_DATA_W=89,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=7,ST_DATA_W=89,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=7,ST_DATA_W=89,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=7,ST_DATA_W=89,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=7,ST_DATA_W=89,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=89,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=89,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=89,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=89,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=89,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=89,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=89,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=53,ST_CHANNEL_W=7,ST_DATA_W=89,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=48,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=60,IN_PKT_BURSTWRAP_L=60,IN_PKT_BURST_SIZE_H=63,IN_PKT_BURST_SIZE_L=61,IN_PKT_BURST_TYPE_H=65,IN_PKT_BURST_TYPE_L=64,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=59,IN_PKT_BYTE_CNT_L=55,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=88,IN_PKT_ORI_BURST_SIZE_L=86,IN_PKT_RESPONSE_STATUS_H=85,IN_PKT_RESPONSE_STATUS_L=84,IN_PKT_TRANS_COMPRESSED_READ=49,IN_PKT_TRANS_EXCLUSIVE=54,IN_PKT_TRANS_WRITE=51,IN_ST_DATA_W=89,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=156,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=171,OUT_PKT_BURST_SIZE_L=169,OUT_PKT_BURST_TYPE_H=173,OUT_PKT_BURST_TYPE_L=172,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=167,OUT_PKT_BYTE_CNT_L=163,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=196,OUT_PKT_ORI_BURST_SIZE_L=194,OUT_PKT_RESPONSE_STATUS_H=193,OUT_PKT_RESPONSE_STATUS_L=192,OUT_PKT_TRANS_COMPRESSED_READ=157,OUT_PKT_TRANS_EXCLUSIVE=162,OUT_ST_DATA_W=197,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=7)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=156,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=168,IN_PKT_BURSTWRAP_L=168,IN_PKT_BURST_SIZE_H=171,IN_PKT_BURST_SIZE_L=169,IN_PKT_BURST_TYPE_H=173,IN_PKT_BURST_TYPE_L=172,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=167,IN_PKT_BYTE_CNT_L=163,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=196,IN_PKT_ORI_BURST_SIZE_L=194,IN_PKT_RESPONSE_STATUS_H=193,IN_PKT_RESPONSE_STATUS_L=192,IN_PKT_TRANS_COMPRESSED_READ=157,IN_PKT_TRANS_EXCLUSIVE=162,IN_PKT_TRANS_WRITE=159,IN_ST_DATA_W=197,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=48,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=63,OUT_PKT_BURST_SIZE_L=61,OUT_PKT_BURST_TYPE_H=65,OUT_PKT_BURST_TYPE_L=64,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=59,OUT_PKT_BYTE_CNT_L=55,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=88,OUT_PKT_ORI_BURST_SIZE_L=86,OUT_PKT_RESPONSE_STATUS_H=85,OUT_PKT_RESPONSE_STATUS_L=84,OUT_PKT_TRANS_COMPRESSED_READ=49,OUT_PKT_TRANS_EXCLUSIVE=54,OUT_ST_DATA_W=89,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=7)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=75000000,NUM_CLOCK_OUTPUTS=1)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)"
   instancePathKey="controller:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="20.1"
   name="controller_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_qsys_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {performance_counter_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {vic_0_csr_access_translator} {altera_merlin_slave_translator};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READLATENCY} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READ} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITE} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_LOCK} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {83};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {80};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {76};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {89};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000900&quot;
   end=&quot;0x00000000000000908&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;sysid_qsys_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000600&quot;
   end=&quot;0x00000000000000608&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;performance_counter_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000700&quot;
   end=&quot;0x00000000000000720&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;msgdma_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;vic_0_csr_access_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;msgdma_0_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000510&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000000820&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {89};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_qsys_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ST_DATA_W} {89};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ID} {4};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_qsys_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_qsys_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {performance_counter_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ST_DATA_W} {89};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {performance_counter_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ID} {3};set_instance_parameter_value {performance_counter_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {performance_counter_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {msgdma_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_0_csr_agent} {ST_DATA_W} {89};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_csr_agent} {ID} {1};set_instance_parameter_value {msgdma_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {vic_0_csr_access_agent} {altera_merlin_slave_agent};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_H} {31};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {vic_0_csr_access_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {vic_0_csr_access_agent} {ST_DATA_W} {89};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vic_0_csr_access_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {vic_0_csr_access_agent} {ID} {6};set_instance_parameter_value {vic_0_csr_access_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {ECC_ENABLE} {0};add_instance {vic_0_csr_access_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_0_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {196};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {194};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {193};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {192};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_H} {171};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURST_SIZE_L} {169};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_LOCK} {161};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BEGIN_BURST} {176};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_H} {187};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_PROTECTION_L} {185};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_H} {168};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BURSTWRAP_L} {168};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_H} {167};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTE_CNT_L} {163};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_H} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {157};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_POSTED} {158};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_WRITE} {159};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_TRANS_READ} {160};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_H} {180};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SRC_ID_L} {178};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_H} {183};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_DEST_ID_L} {181};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ST_DATA_W} {197};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ID} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {msgdma_0_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {198};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_0_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {timer_0_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_H} {72};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_L} {73};set_instance_parameter_value {timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_0_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {timer_0_s1_agent} {ST_DATA_W} {89};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {timer_0_s1_agent} {ID} {5};set_instance_parameter_value {timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {6 1 2 4 3 5 0 };set_instance_parameter_value {router} {CHANNEL_ID} {0010000 0001000 0100000 0000010 0000100 1000000 0000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both write read both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x400 0x500 0x600 0x700 0x800 0x900 };set_instance_parameter_value {router} {END_ADDRESS} {0x400 0x420 0x510 0x608 0x720 0x820 0x908 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {48};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router} {PKT_TRANS_READ} {52};set_instance_parameter_value {router} {ST_DATA_W} {89};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {6};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {48};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_001} {ST_DATA_W} {89};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {48};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_002} {ST_DATA_W} {89};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {48};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_003} {ST_DATA_W} {89};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {48};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_004} {ST_DATA_W} {89};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {48};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_005} {ST_DATA_W} {89};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {156};set_instance_parameter_value {router_006} {PKT_ADDR_L} {144};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {187};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {185};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {183};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {181};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {159};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {160};set_instance_parameter_value {router_006} {ST_DATA_W} {197};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {48};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {73};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_007} {ST_DATA_W} {89};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {75};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {73};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {72};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {76};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {76};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {89};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {89};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {89};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {89};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {89};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {msgdma_0_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {51};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {167};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {163};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {157};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {171};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {169};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {193};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {192};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {173};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {172};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {194};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {196};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {197};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_0_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {156};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {167};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {163};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {157};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {159};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {168};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {168};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {171};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {169};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {193};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {192};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {162};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {173};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {172};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {194};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {196};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {197};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {msgdma_0_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {msgdma_0_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {sysid_qsys_0_control_slave_agent.m0} {sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_qsys_0_control_slave_agent.m0/sysid_qsys_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_qsys_0_control_slave_agent.rf_source} {sysid_qsys_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent_rsp_fifo.out} {sysid_qsys_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_qsys_0_control_slave_agent.rdata_fifo_src} {sysid_qsys_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {sysid_qsys_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/sysid_qsys_0_control_slave_agent.cp} {qsys_mm.command};add_connection {performance_counter_0_control_slave_agent.m0} {performance_counter_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {performance_counter_0_control_slave_agent.rf_source} {performance_counter_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {performance_counter_0_control_slave_agent_rsp_fifo.out} {performance_counter_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {performance_counter_0_control_slave_agent.rdata_fifo_src} {performance_counter_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {performance_counter_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/performance_counter_0_control_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_0_csr_agent.m0} {msgdma_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_csr_agent.m0/msgdma_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_csr_agent.rf_source} {msgdma_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_csr_agent_rsp_fifo.out} {msgdma_0_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_csr_agent.rdata_fifo_src} {msgdma_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {msgdma_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/msgdma_0_csr_agent.cp} {qsys_mm.command};add_connection {vic_0_csr_access_agent.m0} {vic_0_csr_access_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {vic_0_csr_access_agent.rf_source} {vic_0_csr_access_agent_rsp_fifo.in} {avalon_streaming};add_connection {vic_0_csr_access_agent_rsp_fifo.out} {vic_0_csr_access_agent.rf_sink} {avalon_streaming};add_connection {vic_0_csr_access_agent.rdata_fifo_src} {vic_0_csr_access_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {vic_0_csr_access_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/vic_0_csr_access_agent.cp} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_agent.m0} {msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_descriptor_slave_agent.m0/msgdma_0_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_0_descriptor_slave_agent.rf_source} {msgdma_0_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent_rsp_fifo.out} {msgdma_0_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {msgdma_0_descriptor_slave_agent.rdata_fifo_src} {msgdma_0_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {timer_0_s1_agent.m0} {timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_0_s1_agent.rf_source} {timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rsp_fifo.out} {timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_0_s1_agent.rdata_fifo_src} {timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/timer_0_s1_agent.cp} {qsys_mm.command};add_connection {mm_bridge_0_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {sysid_qsys_0_control_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {sysid_qsys_0_control_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {performance_counter_0_control_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {performance_counter_0_control_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {msgdma_0_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {vic_0_csr_access_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {vic_0_csr_access_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {timer_0_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {timer_0_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {cmd_mux_005.src} {msgdma_0_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/msgdma_0_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {msgdma_0_descriptor_slave_cmd_width_adapter.src} {msgdma_0_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_cmd_width_adapter.src/msgdma_0_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {router_006.src} {msgdma_0_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/msgdma_0_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {msgdma_0_descriptor_slave_rsp_width_adapter.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_descriptor_slave_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_translator.reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_agent.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_bridge_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {timer_0_s1_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {vic_0_csr_access_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {timer_0_s1_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {performance_counter_0_control_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_csr_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vic_0_csr_access_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {timer_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sysid_qsys_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {performance_counter_0_control_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {performance_counter_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_csr_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vic_0_csr_access_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vic_0_csr_access_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {timer_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_reset_n_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {mm_bridge_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_0_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_0_reset_reset_bridge.in_reset};add_interface {msgdma_0_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {msgdma_0_reset_n_reset_bridge_in_reset} {EXPORT_OF} {msgdma_0_reset_n_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {msgdma_0_csr} {avalon} {master};set_interface_property {msgdma_0_csr} {EXPORT_OF} {msgdma_0_csr_translator.avalon_anti_slave_0};add_interface {msgdma_0_descriptor_slave} {avalon} {master};set_interface_property {msgdma_0_descriptor_slave} {EXPORT_OF} {msgdma_0_descriptor_slave_translator.avalon_anti_slave_0};add_interface {performance_counter_0_control_slave} {avalon} {master};set_interface_property {performance_counter_0_control_slave} {EXPORT_OF} {performance_counter_0_control_slave_translator.avalon_anti_slave_0};add_interface {sysid_qsys_0_control_slave} {avalon} {master};set_interface_property {sysid_qsys_0_control_slave} {EXPORT_OF} {sysid_qsys_0_control_slave_translator.avalon_anti_slave_0};add_interface {timer_0_s1} {avalon} {master};set_interface_property {timer_0_s1} {EXPORT_OF} {timer_0_s1_translator.avalon_anti_slave_0};add_interface {vic_0_csr_access} {avalon} {master};set_interface_property {vic_0_csr_access} {EXPORT_OF} {vic_0_csr_access_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {0};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};set_module_assignment {interconnect_id.msgdma_0.csr} {1};set_module_assignment {interconnect_id.msgdma_0.descriptor_slave} {2};set_module_assignment {interconnect_id.performance_counter_0.control_slave} {3};set_module_assignment {interconnect_id.sysid_qsys_0.control_slave} {4};set_module_assignment {interconnect_id.timer_0.s1} {5};set_module_assignment {interconnect_id.vic_0.csr_access} {6};" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_avalon_st_adapter_005.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="controller" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 69 starting:altera_mm_interconnect "submodules/controller_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>53</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.011s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.015s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.011s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.012s/0.017s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>60</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_2_avalon_st_adapter_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>controller</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_0_data_master_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 196 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_0_debug_mem_slave_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 195 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_0_debug_mem_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 132 starting:altera_merlin_router "submodules/controller_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 131 starting:altera_merlin_router "submodules/controller_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 126 starting:altera_merlin_router "submodules/controller_mm_interconnect_2_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 124 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 123 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 122 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 115 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 108 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 160 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 2 starting:error_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 100 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_2_avalon_st_adapter_005"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_005"><![CDATA["<b>avalon_st_adapter_005</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_005"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_005</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 1 starting:error_adapter "submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_005</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_bridge_1_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_1_m0_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_1_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {SYNC_RESET} {0};add_instance {pio_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {pio_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_1_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {pio_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_2_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {pio_2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_2_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {pio_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {motor_controller_5_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_READ} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {imu_spim_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {imu_spim_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {imu_spim_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {imu_spim_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {imu_spim_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {imu_spim_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {imu_spim_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {imu_spim_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {imu_spim_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {imu_spim_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {imu_spim_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_READ} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {imu_spim_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {imu_spim_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {imu_spim_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {imu_spim_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {imu_spim_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {imu_spim_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_master_0_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_READ} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {vector_controller_master_0_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_READ} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {spim_0_spi_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_DATA_W} {16};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_READ} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_1_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_QOS_H} {67};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_QOS_L} {67};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DATA_SIDEBAND_H} {65};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DATA_SIDEBAND_L} {65};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ADDR_SIDEBAND_H} {64};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ADDR_SIDEBAND_L} {64};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURST_TYPE_H} {63};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURST_TYPE_L} {62};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_CACHE_H} {81};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_CACHE_L} {78};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_THREAD_ID_H} {74};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_THREAD_ID_L} {74};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {mm_bridge_1_m0_agent} {ST_DATA_W} {87};set_instance_parameter_value {mm_bridge_1_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_1_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_1_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_1_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;pio_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pio_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000220&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;motor_controller_5_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001100&quot;
   end=&quot;0x00000000000001108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;imu_spim_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000600&quot;
   end=&quot;0x00000000000000610&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;i2c_master_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000410&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;vector_controller_master_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;spim_0_spi_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000520&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_1_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_1_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_1_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {USE_WRITERESPONSE} {0};add_instance {pio_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {pio_0_s1_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {pio_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_0_s1_agent} {ID} {3};set_instance_parameter_value {pio_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {ECC_ENABLE} {0};add_instance {pio_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {pio_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {pio_1_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {pio_1_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {pio_1_s1_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {pio_1_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {pio_1_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {pio_1_s1_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {pio_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {pio_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_1_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {pio_1_s1_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {pio_1_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {pio_1_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {pio_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_1_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {pio_1_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {pio_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_1_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_1_s1_agent} {ID} {4};set_instance_parameter_value {pio_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_1_s1_agent} {ECC_ENABLE} {0};add_instance {pio_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {pio_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {pio_2_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {pio_2_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {pio_2_s1_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {pio_2_s1_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {pio_2_s1_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {pio_2_s1_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {pio_2_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {pio_2_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {pio_2_s1_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {pio_2_s1_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {pio_2_s1_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {pio_2_s1_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {pio_2_s1_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {pio_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {pio_2_s1_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {pio_2_s1_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {pio_2_s1_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {pio_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_2_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {pio_2_s1_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {pio_2_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {pio_2_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {pio_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_2_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {pio_2_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {pio_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_2_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_2_s1_agent} {ID} {5};set_instance_parameter_value {pio_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_2_s1_agent} {ECC_ENABLE} {0};add_instance {pio_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {motor_controller_5_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_TRANS_LOCK} {35};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_PROTECTION_H} {59};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_PROTECTION_L} {57};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_ADDR_H} {30};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_TRANS_POSTED} {32};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_TRANS_READ} {34};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_SRC_ID_H} {52};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_SRC_ID_L} {50};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_DEST_ID_H} {55};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_DEST_ID_L} {53};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {motor_controller_5_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {motor_controller_5_slave_agent} {ST_DATA_W} {69};set_instance_parameter_value {motor_controller_5_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {motor_controller_5_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {motor_controller_5_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {motor_controller_5_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {motor_controller_5_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {motor_controller_5_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {motor_controller_5_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {motor_controller_5_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {motor_controller_5_slave_agent} {ID} {2};set_instance_parameter_value {motor_controller_5_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {motor_controller_5_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {motor_controller_5_slave_agent} {ECC_ENABLE} {0};add_instance {motor_controller_5_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {70};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {imu_spim_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {imu_spim_slave_agent} {PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {imu_spim_slave_agent} {PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {imu_spim_slave_agent} {PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {imu_spim_slave_agent} {PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {imu_spim_slave_agent} {PKT_TRANS_LOCK} {35};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {imu_spim_slave_agent} {PKT_PROTECTION_H} {59};set_instance_parameter_value {imu_spim_slave_agent} {PKT_PROTECTION_L} {57};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {imu_spim_slave_agent} {PKT_ADDR_H} {30};set_instance_parameter_value {imu_spim_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {imu_spim_slave_agent} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {imu_spim_slave_agent} {PKT_TRANS_POSTED} {32};set_instance_parameter_value {imu_spim_slave_agent} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {imu_spim_slave_agent} {PKT_TRANS_READ} {34};set_instance_parameter_value {imu_spim_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {imu_spim_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {imu_spim_slave_agent} {PKT_SRC_ID_H} {52};set_instance_parameter_value {imu_spim_slave_agent} {PKT_SRC_ID_L} {50};set_instance_parameter_value {imu_spim_slave_agent} {PKT_DEST_ID_H} {55};set_instance_parameter_value {imu_spim_slave_agent} {PKT_DEST_ID_L} {53};set_instance_parameter_value {imu_spim_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {imu_spim_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {imu_spim_slave_agent} {ST_DATA_W} {69};set_instance_parameter_value {imu_spim_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {imu_spim_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {imu_spim_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {imu_spim_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {imu_spim_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {imu_spim_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {imu_spim_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {imu_spim_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {imu_spim_slave_agent} {ID} {1};set_instance_parameter_value {imu_spim_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {imu_spim_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {imu_spim_slave_agent} {ECC_ENABLE} {0};add_instance {imu_spim_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {70};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_master_0_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_TRANS_LOCK} {35};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_PROTECTION_H} {59};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_PROTECTION_L} {57};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_ADDR_H} {30};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_TRANS_POSTED} {32};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_TRANS_READ} {34};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_SRC_ID_H} {52};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_SRC_ID_L} {50};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_DEST_ID_H} {55};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_DEST_ID_L} {53};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_master_0_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {i2c_master_0_slave_agent} {ST_DATA_W} {69};set_instance_parameter_value {i2c_master_0_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {i2c_master_0_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {i2c_master_0_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {i2c_master_0_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_master_0_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {i2c_master_0_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {i2c_master_0_slave_agent} {ID} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {ECC_ENABLE} {0};add_instance {i2c_master_0_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {70};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {vector_controller_master_0_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_TRANS_LOCK} {35};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_PROTECTION_H} {59};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_PROTECTION_L} {57};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_ADDR_H} {30};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_TRANS_POSTED} {32};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_TRANS_READ} {34};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_SRC_ID_H} {52};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_SRC_ID_L} {50};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_DEST_ID_H} {55};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_DEST_ID_L} {53};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {vector_controller_master_0_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {vector_controller_master_0_slave_agent} {ST_DATA_W} {69};set_instance_parameter_value {vector_controller_master_0_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {vector_controller_master_0_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {vector_controller_master_0_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {vector_controller_master_0_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent} {ID} {7};set_instance_parameter_value {vector_controller_master_0_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent} {ECC_ENABLE} {0};add_instance {vector_controller_master_0_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {70};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {spim_0_spi_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {spim_0_spi_control_port_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {spim_0_spi_control_port_agent} {ST_DATA_W} {87};set_instance_parameter_value {spim_0_spi_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {spim_0_spi_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {spim_0_spi_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {spim_0_spi_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {spim_0_spi_control_port_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {spim_0_spi_control_port_agent} {ID} {6};set_instance_parameter_value {spim_0_spi_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {ECC_ENABLE} {0};add_instance {spim_0_spi_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 4 5 0 6 1 7 2 };set_instance_parameter_value {router} {CHANNEL_ID} {00000001 00000010 00000100 00100000 10000000 00010000 01000000 00001000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x400 0x500 0x600 0x1000 0x1100 };set_instance_parameter_value {router} {END_ADDRESS} {0x10 0x110 0x220 0x410 0x520 0x610 0x1040 0x1108 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {48};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router} {PKT_TRANS_READ} {52};set_instance_parameter_value {router} {ST_DATA_W} {87};set_instance_parameter_value {router} {ST_CHANNEL_W} {8};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {7};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {48};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_001} {ST_DATA_W} {87};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {48};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_002} {ST_DATA_W} {87};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {48};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_003} {ST_DATA_W} {87};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {30};set_instance_parameter_value {router_004} {PKT_ADDR_L} {18};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {59};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {57};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {55};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {53};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {34};set_instance_parameter_value {router_004} {ST_DATA_W} {69};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {30};set_instance_parameter_value {router_005} {PKT_ADDR_L} {18};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {59};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {57};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {55};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {53};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {34};set_instance_parameter_value {router_005} {ST_DATA_W} {69};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {30};set_instance_parameter_value {router_006} {PKT_ADDR_L} {18};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {59};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {57};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {55};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {53};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {34};set_instance_parameter_value {router_006} {ST_DATA_W} {69};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {30};set_instance_parameter_value {router_007} {PKT_ADDR_L} {18};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {59};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {57};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {55};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {53};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {34};set_instance_parameter_value {router_007} {ST_DATA_W} {69};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {48};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_008} {ST_DATA_W} {87};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_1_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_DEST_ID_H} {73};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_DEST_ID_L} {71};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_SRC_ID_H} {70};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_SRC_ID_L} {68};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_THREAD_ID_H} {74};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_THREAD_ID_L} {74};set_instance_parameter_value {mm_bridge_1_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_1_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_1_m0_limiter} {ST_DATA_W} {87};set_instance_parameter_value {mm_bridge_1_m0_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_1_m0_limiter} {VALID_WIDTH} {8};set_instance_parameter_value {mm_bridge_1_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_1_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_1_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_1_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_1_m0_limiter} {REORDER} {0};add_instance {motor_controller_5_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_ADDR_H} {30};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURST_TYPE_H} {45};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURST_TYPE_L} {44};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_TRANS_READ} {34};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {ST_DATA_W} {69};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {OUT_BYTE_CNT_H} {38};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {OUT_BURSTWRAP_H} {40};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {imu_spim_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_ADDR_H} {30};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURST_TYPE_H} {45};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURST_TYPE_L} {44};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_TRANS_READ} {34};set_instance_parameter_value {imu_spim_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {ST_DATA_W} {69};set_instance_parameter_value {imu_spim_slave_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {imu_spim_slave_burst_adapter} {OUT_BYTE_CNT_H} {38};set_instance_parameter_value {imu_spim_slave_burst_adapter} {OUT_BURSTWRAP_H} {40};set_instance_parameter_value {imu_spim_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {imu_spim_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {imu_spim_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {imu_spim_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {i2c_master_0_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_ADDR_H} {30};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURST_TYPE_H} {45};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURST_TYPE_L} {44};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_TRANS_READ} {34};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {ST_DATA_W} {69};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {OUT_BYTE_CNT_H} {38};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {OUT_BURSTWRAP_H} {40};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {vector_controller_master_0_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_ADDR_H} {30};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURST_TYPE_H} {45};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURST_TYPE_L} {44};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_TRANS_READ} {34};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {ST_DATA_W} {69};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {OUT_BYTE_CNT_H} {38};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {OUT_BURSTWRAP_H} {40};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {87};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {8};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {8};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {87};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {8};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {motor_controller_5_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {30};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {33};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {40};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {40};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_ST_DATA_W} {69};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_ST_DATA_W} {87};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {imu_spim_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {30};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {33};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {40};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {40};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_ST_DATA_W} {69};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_ST_DATA_W} {87};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {i2c_master_0_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {30};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {33};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {40};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {40};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_ST_DATA_W} {69};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_ST_DATA_W} {87};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {vector_controller_master_0_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {30};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {33};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {40};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {40};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_ST_DATA_W} {69};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_ST_DATA_W} {87};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {motor_controller_5_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {51};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {58};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_ST_DATA_W} {87};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {30};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_ST_DATA_W} {69};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {imu_spim_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {51};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {58};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_ST_DATA_W} {87};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {30};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_ST_DATA_W} {69};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {i2c_master_0_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {51};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {58};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_ST_DATA_W} {87};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {30};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_ST_DATA_W} {69};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {vector_controller_master_0_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {51};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {58};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_ST_DATA_W} {87};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {30};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_ST_DATA_W} {69};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {motor_controller_5_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {motor_controller_5_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {motor_controller_5_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {motor_controller_5_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {motor_controller_5_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_1_m0_translator.avalon_universal_master_0} {mm_bridge_1_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_1_m0_translator.avalon_universal_master_0/mm_bridge_1_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_1_m0_translator.avalon_universal_master_0/mm_bridge_1_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_1_m0_translator.avalon_universal_master_0/mm_bridge_1_m0_agent.av} {defaultConnection} {false};add_connection {pio_0_s1_agent.m0} {pio_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_0_s1_agent.rf_source} {pio_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_0_s1_agent_rsp_fifo.out} {pio_0_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_0_s1_agent.rdata_fifo_src} {pio_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {pio_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/pio_0_s1_agent.cp} {qsys_mm.command};add_connection {pio_1_s1_agent.m0} {pio_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_1_s1_agent.rf_source} {pio_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_1_s1_agent_rsp_fifo.out} {pio_1_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_1_s1_agent.rdata_fifo_src} {pio_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {pio_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/pio_1_s1_agent.cp} {qsys_mm.command};add_connection {pio_2_s1_agent.m0} {pio_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_2_s1_agent.m0/pio_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_2_s1_agent.m0/pio_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_2_s1_agent.m0/pio_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_2_s1_agent.rf_source} {pio_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_2_s1_agent_rsp_fifo.out} {pio_2_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_2_s1_agent.rdata_fifo_src} {pio_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {pio_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/pio_2_s1_agent.cp} {qsys_mm.command};add_connection {motor_controller_5_slave_agent.m0} {motor_controller_5_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {motor_controller_5_slave_agent.m0/motor_controller_5_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {motor_controller_5_slave_agent.m0/motor_controller_5_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {motor_controller_5_slave_agent.m0/motor_controller_5_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {motor_controller_5_slave_agent.rf_source} {motor_controller_5_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {motor_controller_5_slave_agent_rsp_fifo.out} {motor_controller_5_slave_agent.rf_sink} {avalon_streaming};add_connection {motor_controller_5_slave_agent.rdata_fifo_src} {motor_controller_5_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {imu_spim_slave_agent.m0} {imu_spim_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {imu_spim_slave_agent.m0/imu_spim_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {imu_spim_slave_agent.m0/imu_spim_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {imu_spim_slave_agent.m0/imu_spim_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {imu_spim_slave_agent.rf_source} {imu_spim_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {imu_spim_slave_agent_rsp_fifo.out} {imu_spim_slave_agent.rf_sink} {avalon_streaming};add_connection {imu_spim_slave_agent.rdata_fifo_src} {imu_spim_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {i2c_master_0_slave_agent.m0} {i2c_master_0_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_master_0_slave_agent.m0/i2c_master_0_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_master_0_slave_agent.m0/i2c_master_0_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_master_0_slave_agent.m0/i2c_master_0_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_master_0_slave_agent.rf_source} {i2c_master_0_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_master_0_slave_agent_rsp_fifo.out} {i2c_master_0_slave_agent.rf_sink} {avalon_streaming};add_connection {i2c_master_0_slave_agent.rdata_fifo_src} {i2c_master_0_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {vector_controller_master_0_slave_agent.m0} {vector_controller_master_0_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {vector_controller_master_0_slave_agent.m0/vector_controller_master_0_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {vector_controller_master_0_slave_agent.m0/vector_controller_master_0_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {vector_controller_master_0_slave_agent.m0/vector_controller_master_0_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {vector_controller_master_0_slave_agent.rf_source} {vector_controller_master_0_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {vector_controller_master_0_slave_agent_rsp_fifo.out} {vector_controller_master_0_slave_agent.rf_sink} {avalon_streaming};add_connection {vector_controller_master_0_slave_agent.rdata_fifo_src} {vector_controller_master_0_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {spim_0_spi_control_port_agent.m0} {spim_0_spi_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {spim_0_spi_control_port_agent.m0/spim_0_spi_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {spim_0_spi_control_port_agent.m0/spim_0_spi_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {spim_0_spi_control_port_agent.m0/spim_0_spi_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {spim_0_spi_control_port_agent.rf_source} {spim_0_spi_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {spim_0_spi_control_port_agent_rsp_fifo.out} {spim_0_spi_control_port_agent.rf_sink} {avalon_streaming};add_connection {spim_0_spi_control_port_agent.rdata_fifo_src} {spim_0_spi_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {spim_0_spi_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/spim_0_spi_control_port_agent.cp} {qsys_mm.command};add_connection {mm_bridge_1_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_1_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {pio_0_s1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pio_0_s1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {pio_1_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {pio_1_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {pio_2_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {pio_2_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {motor_controller_5_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {motor_controller_5_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {imu_spim_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {imu_spim_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {i2c_master_0_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {i2c_master_0_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {vector_controller_master_0_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {vector_controller_master_0_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {spim_0_spi_control_port_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {spim_0_spi_control_port_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_1_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_1_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_1_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_1_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_1_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_1_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_1_m0_limiter.rsp_src} {mm_bridge_1_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_1_m0_limiter.rsp_src/mm_bridge_1_m0_agent.rp} {qsys_mm.response};add_connection {motor_controller_5_slave_burst_adapter.source0} {motor_controller_5_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {motor_controller_5_slave_burst_adapter.source0/motor_controller_5_slave_agent.cp} {qsys_mm.command};add_connection {imu_spim_slave_burst_adapter.source0} {imu_spim_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {imu_spim_slave_burst_adapter.source0/imu_spim_slave_agent.cp} {qsys_mm.command};add_connection {i2c_master_0_slave_burst_adapter.source0} {i2c_master_0_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {i2c_master_0_slave_burst_adapter.source0/i2c_master_0_slave_agent.cp} {qsys_mm.command};add_connection {vector_controller_master_0_slave_burst_adapter.source0} {vector_controller_master_0_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {vector_controller_master_0_slave_burst_adapter.source0/vector_controller_master_0_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {router_004.src} {motor_controller_5_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/motor_controller_5_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {motor_controller_5_slave_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {motor_controller_5_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_005.src} {imu_spim_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/imu_spim_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {imu_spim_slave_rsp_width_adapter.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {imu_spim_slave_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_006.src} {i2c_master_0_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/i2c_master_0_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {i2c_master_0_slave_rsp_width_adapter.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {i2c_master_0_slave_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_007.src} {vector_controller_master_0_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/vector_controller_master_0_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {vector_controller_master_0_slave_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {vector_controller_master_0_slave_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {motor_controller_5_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/motor_controller_5_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {motor_controller_5_slave_cmd_width_adapter.src} {motor_controller_5_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {motor_controller_5_slave_cmd_width_adapter.src/motor_controller_5_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {imu_spim_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/imu_spim_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {imu_spim_slave_cmd_width_adapter.src} {imu_spim_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {imu_spim_slave_cmd_width_adapter.src/imu_spim_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_005.src} {i2c_master_0_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/i2c_master_0_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {i2c_master_0_slave_cmd_width_adapter.src} {i2c_master_0_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {i2c_master_0_slave_cmd_width_adapter.src/i2c_master_0_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_006.src} {vector_controller_master_0_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/vector_controller_master_0_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {vector_controller_master_0_slave_cmd_width_adapter.src} {vector_controller_master_0_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {vector_controller_master_0_slave_cmd_width_adapter.src/vector_controller_master_0_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_bridge_1_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_m0_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_0_s1_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_1_s1_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_2_s1_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {spim_0_spi_control_port_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_m0_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_0_s1_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_1_s1_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_2_s1_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {spim_0_spi_control_port_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {spim_0_spi_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_1_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_2_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spim_0_spi_control_port_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_1_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_1_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_2_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_2_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spim_0_spi_control_port_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spim_0_spi_control_port_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_m0_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {mm_bridge_1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_1_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_1_reset_reset_bridge.in_reset};add_interface {motor_controller_5_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {motor_controller_5_reset_reset_bridge_in_reset} {EXPORT_OF} {motor_controller_5_reset_reset_bridge.in_reset};add_interface {mm_bridge_1_m0} {avalon} {slave};set_interface_property {mm_bridge_1_m0} {EXPORT_OF} {mm_bridge_1_m0_translator.avalon_anti_master_0};add_interface {i2c_master_0_slave} {avalon} {master};set_interface_property {i2c_master_0_slave} {EXPORT_OF} {i2c_master_0_slave_translator.avalon_anti_slave_0};add_interface {imu_spim_slave} {avalon} {master};set_interface_property {imu_spim_slave} {EXPORT_OF} {imu_spim_slave_translator.avalon_anti_slave_0};add_interface {motor_controller_5_slave} {avalon} {master};set_interface_property {motor_controller_5_slave} {EXPORT_OF} {motor_controller_5_slave_translator.avalon_anti_slave_0};add_interface {pio_0_s1} {avalon} {master};set_interface_property {pio_0_s1} {EXPORT_OF} {pio_0_s1_translator.avalon_anti_slave_0};add_interface {pio_1_s1} {avalon} {master};set_interface_property {pio_1_s1} {EXPORT_OF} {pio_1_s1_translator.avalon_anti_slave_0};add_interface {pio_2_s1} {avalon} {master};set_interface_property {pio_2_s1} {EXPORT_OF} {pio_2_s1_translator.avalon_anti_slave_0};add_interface {spim_0_spi_control_port} {avalon} {master};set_interface_property {spim_0_spi_control_port} {EXPORT_OF} {spim_0_spi_control_port_translator.avalon_anti_slave_0};add_interface {vector_controller_master_0_slave} {avalon} {master};set_interface_property {vector_controller_master_0_slave} {EXPORT_OF} {vector_controller_master_0_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.i2c_master_0.slave} {0};set_module_assignment {interconnect_id.imu_spim.slave} {1};set_module_assignment {interconnect_id.mm_bridge_1.m0} {0};set_module_assignment {interconnect_id.motor_controller_5.slave} {2};set_module_assignment {interconnect_id.pio_0.s1} {3};set_module_assignment {interconnect_id.pio_1.s1} {4};set_module_assignment {interconnect_id.pio_2.s1} {5};set_module_assignment {interconnect_id.spim_0.spi_control_port} {6};set_module_assignment {interconnect_id.vector_controller_master_0.slave} {7};(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=13,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;pio_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pio_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000220&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;motor_controller_5_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001100&quot;
   end=&quot;0x00000000000001108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;imu_spim_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000600&quot;
   end=&quot;0x00000000000000610&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;i2c_master_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000410&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;vector_controller_master_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;spim_0_spi_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000520&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=64,PKT_ADDR_SIDEBAND_L=64,PKT_BEGIN_BURST=66,PKT_BURSTWRAP_H=58,PKT_BURSTWRAP_L=58,PKT_BURST_SIZE_H=61,PKT_BURST_SIZE_L=59,PKT_BURST_TYPE_H=63,PKT_BURST_TYPE_L=62,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=57,PKT_BYTE_CNT_L=55,PKT_CACHE_H=81,PKT_CACHE_L=78,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=65,PKT_DATA_SIDEBAND_L=65,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_QOS_H=67,PKT_QOS_L=67,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=70,PKT_SRC_ID_L=68,PKT_THREAD_ID_H=74,PKT_THREAD_ID_L=74,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_EXCLUSIVE=54,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=8,ST_DATA_W=87,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=66,PKT_BURSTWRAP_H=58,PKT_BURSTWRAP_L=58,PKT_BURST_SIZE_H=61,PKT_BURST_SIZE_L=59,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=57,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=70,PKT_SRC_ID_L=68,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=66,PKT_BURSTWRAP_H=58,PKT_BURSTWRAP_L=58,PKT_BURST_SIZE_H=61,PKT_BURST_SIZE_L=59,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=57,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=70,PKT_SRC_ID_L=68,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=66,PKT_BURSTWRAP_H=58,PKT_BURSTWRAP_L=58,PKT_BURST_SIZE_H=61,PKT_BURST_SIZE_L=59,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=57,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=70,PKT_SRC_ID_L=68,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_BEGIN_BURST=48,PKT_BURSTWRAP_H=40,PKT_BURSTWRAP_L=40,PKT_BURST_SIZE_H=43,PKT_BURST_SIZE_L=41,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=39,PKT_BYTE_CNT_L=37,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=55,PKT_DEST_ID_L=53,PKT_ORI_BURST_SIZE_H=68,PKT_ORI_BURST_SIZE_L=66,PKT_PROTECTION_H=59,PKT_PROTECTION_L=57,PKT_RESPONSE_STATUS_H=65,PKT_RESPONSE_STATUS_L=64,PKT_SRC_ID_H=52,PKT_SRC_ID_L=50,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=31,PKT_TRANS_LOCK=35,PKT_TRANS_POSTED=32,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=69,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=70,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_BEGIN_BURST=48,PKT_BURSTWRAP_H=40,PKT_BURSTWRAP_L=40,PKT_BURST_SIZE_H=43,PKT_BURST_SIZE_L=41,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=39,PKT_BYTE_CNT_L=37,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=55,PKT_DEST_ID_L=53,PKT_ORI_BURST_SIZE_H=68,PKT_ORI_BURST_SIZE_L=66,PKT_PROTECTION_H=59,PKT_PROTECTION_L=57,PKT_RESPONSE_STATUS_H=65,PKT_RESPONSE_STATUS_L=64,PKT_SRC_ID_H=52,PKT_SRC_ID_L=50,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=31,PKT_TRANS_LOCK=35,PKT_TRANS_POSTED=32,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=69,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=70,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_BEGIN_BURST=48,PKT_BURSTWRAP_H=40,PKT_BURSTWRAP_L=40,PKT_BURST_SIZE_H=43,PKT_BURST_SIZE_L=41,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=39,PKT_BYTE_CNT_L=37,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=55,PKT_DEST_ID_L=53,PKT_ORI_BURST_SIZE_H=68,PKT_ORI_BURST_SIZE_L=66,PKT_PROTECTION_H=59,PKT_PROTECTION_L=57,PKT_RESPONSE_STATUS_H=65,PKT_RESPONSE_STATUS_L=64,PKT_SRC_ID_H=52,PKT_SRC_ID_L=50,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=31,PKT_TRANS_LOCK=35,PKT_TRANS_POSTED=32,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=69,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=70,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_BEGIN_BURST=48,PKT_BURSTWRAP_H=40,PKT_BURSTWRAP_L=40,PKT_BURST_SIZE_H=43,PKT_BURST_SIZE_L=41,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=39,PKT_BYTE_CNT_L=37,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=55,PKT_DEST_ID_L=53,PKT_ORI_BURST_SIZE_H=68,PKT_ORI_BURST_SIZE_L=66,PKT_PROTECTION_H=59,PKT_PROTECTION_L=57,PKT_RESPONSE_STATUS_H=65,PKT_RESPONSE_STATUS_L=64,PKT_SRC_ID_H=52,PKT_SRC_ID_L=50,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=31,PKT_TRANS_LOCK=35,PKT_TRANS_POSTED=32,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=69,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=70,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_BEGIN_BURST=66,PKT_BURSTWRAP_H=58,PKT_BURSTWRAP_L=58,PKT_BURST_SIZE_H=61,PKT_BURST_SIZE_L=59,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=57,PKT_BYTE_CNT_L=55,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_ORI_BURST_SIZE_H=86,PKT_ORI_BURST_SIZE_L=84,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_RESPONSE_STATUS_H=83,PKT_RESPONSE_STATUS_L=82,PKT_SRC_ID_H=70,PKT_SRC_ID_L=68,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=49,PKT_TRANS_LOCK=53,PKT_TRANS_POSTED=50,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=8,ST_DATA_W=87,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=88,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:20.1:CHANNEL_ID=00000001,00000010,00000100,00100000,10000000,00010000,01000000,00001000,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,4,5,0,6,1,7,2,END_ADDRESS=0x10,0x110,0x220,0x410,0x520,0x610,0x1040,0x1108,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,SLAVES_INFO=3:00000001:0x0:0x10:both:1:0:0:1,4:00000010:0x100:0x110:both:1:0:0:1,5:00000100:0x200:0x220:both:1:0:0:1,0:00100000:0x400:0x410:both:1:0:0:1,6:10000000:0x500:0x520:both:1:0:0:1,1:00010000:0x600:0x610:both:1:0:0:1,7:01000000:0x1000:0x1040:both:1:0:0:1,2:00001000:0x1100:0x1108:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x200,0x400,0x500,0x600,0x1000,0x1100,ST_CHANNEL_W=8,ST_DATA_W=87,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_DEST_ID_H=55,PKT_DEST_ID_L=53,PKT_PROTECTION_H=59,PKT_PROTECTION_L=57,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=69,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_DEST_ID_H=55,PKT_DEST_ID_L=53,PKT_PROTECTION_H=59,PKT_PROTECTION_L=57,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=69,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_DEST_ID_H=55,PKT_DEST_ID_L=53,PKT_PROTECTION_H=59,PKT_PROTECTION_L=57,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=69,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_DEST_ID_H=55,PKT_DEST_ID_L=53,PKT_PROTECTION_H=59,PKT_PROTECTION_L=57,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=69,TYPE_OF_TRANSACTION=both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=87,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:20.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=57,PKT_BYTE_CNT_L=55,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_SRC_ID_H=70,PKT_SRC_ID_L=68,PKT_THREAD_ID_H=74,PKT_THREAD_ID_L=74,PKT_TRANS_POSTED=50,PKT_TRANS_WRITE=51,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=8,ST_DATA_W=87,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=8)(altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=40,OUT_BYTE_CNT_H=38,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_BEGIN_BURST=48,PKT_BURSTWRAP_H=40,PKT_BURSTWRAP_L=40,PKT_BURST_SIZE_H=43,PKT_BURST_SIZE_L=41,PKT_BURST_TYPE_H=45,PKT_BURST_TYPE_L=44,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=39,PKT_BYTE_CNT_L=37,PKT_TRANS_COMPRESSED_READ=31,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,ST_CHANNEL_W=8,ST_DATA_W=69)(altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=40,OUT_BYTE_CNT_H=38,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_BEGIN_BURST=48,PKT_BURSTWRAP_H=40,PKT_BURSTWRAP_L=40,PKT_BURST_SIZE_H=43,PKT_BURST_SIZE_L=41,PKT_BURST_TYPE_H=45,PKT_BURST_TYPE_L=44,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=39,PKT_BYTE_CNT_L=37,PKT_TRANS_COMPRESSED_READ=31,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,ST_CHANNEL_W=8,ST_DATA_W=69)(altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=40,OUT_BYTE_CNT_H=38,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_BEGIN_BURST=48,PKT_BURSTWRAP_H=40,PKT_BURSTWRAP_L=40,PKT_BURST_SIZE_H=43,PKT_BURST_SIZE_L=41,PKT_BURST_TYPE_H=45,PKT_BURST_TYPE_L=44,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=39,PKT_BYTE_CNT_L=37,PKT_TRANS_COMPRESSED_READ=31,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,ST_CHANNEL_W=8,ST_DATA_W=69)(altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=40,OUT_BYTE_CNT_H=38,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_BEGIN_BURST=48,PKT_BURSTWRAP_H=40,PKT_BURSTWRAP_L=40,PKT_BURST_SIZE_H=43,PKT_BURST_SIZE_L=41,PKT_BURST_TYPE_H=45,PKT_BURST_TYPE_L=44,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=39,PKT_BYTE_CNT_L=37,PKT_TRANS_COMPRESSED_READ=31,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,ST_CHANNEL_W=8,ST_DATA_W=69)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=8,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=8)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=8,PIPELINE_ARB=0,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=30,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=40,IN_PKT_BURSTWRAP_L=40,IN_PKT_BURST_SIZE_H=43,IN_PKT_BURST_SIZE_L=41,IN_PKT_BURST_TYPE_H=45,IN_PKT_BURST_TYPE_L=44,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=39,IN_PKT_BYTE_CNT_L=37,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=68,IN_PKT_ORI_BURST_SIZE_L=66,IN_PKT_RESPONSE_STATUS_H=65,IN_PKT_RESPONSE_STATUS_L=64,IN_PKT_TRANS_COMPRESSED_READ=31,IN_PKT_TRANS_EXCLUSIVE=36,IN_PKT_TRANS_WRITE=33,IN_ST_DATA_W=69,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=48,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=61,OUT_PKT_BURST_SIZE_L=59,OUT_PKT_BURST_TYPE_H=63,OUT_PKT_BURST_TYPE_L=62,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=57,OUT_PKT_BYTE_CNT_L=55,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=86,OUT_PKT_ORI_BURST_SIZE_L=84,OUT_PKT_RESPONSE_STATUS_H=83,OUT_PKT_RESPONSE_STATUS_L=82,OUT_PKT_TRANS_COMPRESSED_READ=49,OUT_PKT_TRANS_EXCLUSIVE=54,OUT_ST_DATA_W=87,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=8)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=30,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=40,IN_PKT_BURSTWRAP_L=40,IN_PKT_BURST_SIZE_H=43,IN_PKT_BURST_SIZE_L=41,IN_PKT_BURST_TYPE_H=45,IN_PKT_BURST_TYPE_L=44,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=39,IN_PKT_BYTE_CNT_L=37,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=68,IN_PKT_ORI_BURST_SIZE_L=66,IN_PKT_RESPONSE_STATUS_H=65,IN_PKT_RESPONSE_STATUS_L=64,IN_PKT_TRANS_COMPRESSED_READ=31,IN_PKT_TRANS_EXCLUSIVE=36,IN_PKT_TRANS_WRITE=33,IN_ST_DATA_W=69,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=48,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=61,OUT_PKT_BURST_SIZE_L=59,OUT_PKT_BURST_TYPE_H=63,OUT_PKT_BURST_TYPE_L=62,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=57,OUT_PKT_BYTE_CNT_L=55,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=86,OUT_PKT_ORI_BURST_SIZE_L=84,OUT_PKT_RESPONSE_STATUS_H=83,OUT_PKT_RESPONSE_STATUS_L=82,OUT_PKT_TRANS_COMPRESSED_READ=49,OUT_PKT_TRANS_EXCLUSIVE=54,OUT_ST_DATA_W=87,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=8)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=30,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=40,IN_PKT_BURSTWRAP_L=40,IN_PKT_BURST_SIZE_H=43,IN_PKT_BURST_SIZE_L=41,IN_PKT_BURST_TYPE_H=45,IN_PKT_BURST_TYPE_L=44,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=39,IN_PKT_BYTE_CNT_L=37,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=68,IN_PKT_ORI_BURST_SIZE_L=66,IN_PKT_RESPONSE_STATUS_H=65,IN_PKT_RESPONSE_STATUS_L=64,IN_PKT_TRANS_COMPRESSED_READ=31,IN_PKT_TRANS_EXCLUSIVE=36,IN_PKT_TRANS_WRITE=33,IN_ST_DATA_W=69,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=48,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=61,OUT_PKT_BURST_SIZE_L=59,OUT_PKT_BURST_TYPE_H=63,OUT_PKT_BURST_TYPE_L=62,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=57,OUT_PKT_BYTE_CNT_L=55,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=86,OUT_PKT_ORI_BURST_SIZE_L=84,OUT_PKT_RESPONSE_STATUS_H=83,OUT_PKT_RESPONSE_STATUS_L=82,OUT_PKT_TRANS_COMPRESSED_READ=49,OUT_PKT_TRANS_EXCLUSIVE=54,OUT_ST_DATA_W=87,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=8)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=30,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=40,IN_PKT_BURSTWRAP_L=40,IN_PKT_BURST_SIZE_H=43,IN_PKT_BURST_SIZE_L=41,IN_PKT_BURST_TYPE_H=45,IN_PKT_BURST_TYPE_L=44,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=39,IN_PKT_BYTE_CNT_L=37,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=68,IN_PKT_ORI_BURST_SIZE_L=66,IN_PKT_RESPONSE_STATUS_H=65,IN_PKT_RESPONSE_STATUS_L=64,IN_PKT_TRANS_COMPRESSED_READ=31,IN_PKT_TRANS_EXCLUSIVE=36,IN_PKT_TRANS_WRITE=33,IN_ST_DATA_W=69,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=48,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=61,OUT_PKT_BURST_SIZE_L=59,OUT_PKT_BURST_TYPE_H=63,OUT_PKT_BURST_TYPE_L=62,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=57,OUT_PKT_BYTE_CNT_L=55,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=86,OUT_PKT_ORI_BURST_SIZE_L=84,OUT_PKT_RESPONSE_STATUS_H=83,OUT_PKT_RESPONSE_STATUS_L=82,OUT_PKT_TRANS_COMPRESSED_READ=49,OUT_PKT_TRANS_EXCLUSIVE=54,OUT_ST_DATA_W=87,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=8)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=48,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=58,IN_PKT_BURSTWRAP_L=58,IN_PKT_BURST_SIZE_H=61,IN_PKT_BURST_SIZE_L=59,IN_PKT_BURST_TYPE_H=63,IN_PKT_BURST_TYPE_L=62,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=57,IN_PKT_BYTE_CNT_L=55,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=86,IN_PKT_ORI_BURST_SIZE_L=84,IN_PKT_RESPONSE_STATUS_H=83,IN_PKT_RESPONSE_STATUS_L=82,IN_PKT_TRANS_COMPRESSED_READ=49,IN_PKT_TRANS_EXCLUSIVE=54,IN_PKT_TRANS_WRITE=51,IN_ST_DATA_W=87,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=30,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=43,OUT_PKT_BURST_SIZE_L=41,OUT_PKT_BURST_TYPE_H=45,OUT_PKT_BURST_TYPE_L=44,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=39,OUT_PKT_BYTE_CNT_L=37,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=68,OUT_PKT_ORI_BURST_SIZE_L=66,OUT_PKT_RESPONSE_STATUS_H=65,OUT_PKT_RESPONSE_STATUS_L=64,OUT_PKT_TRANS_COMPRESSED_READ=31,OUT_PKT_TRANS_EXCLUSIVE=36,OUT_ST_DATA_W=69,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=48,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=58,IN_PKT_BURSTWRAP_L=58,IN_PKT_BURST_SIZE_H=61,IN_PKT_BURST_SIZE_L=59,IN_PKT_BURST_TYPE_H=63,IN_PKT_BURST_TYPE_L=62,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=57,IN_PKT_BYTE_CNT_L=55,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=86,IN_PKT_ORI_BURST_SIZE_L=84,IN_PKT_RESPONSE_STATUS_H=83,IN_PKT_RESPONSE_STATUS_L=82,IN_PKT_TRANS_COMPRESSED_READ=49,IN_PKT_TRANS_EXCLUSIVE=54,IN_PKT_TRANS_WRITE=51,IN_ST_DATA_W=87,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=30,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=43,OUT_PKT_BURST_SIZE_L=41,OUT_PKT_BURST_TYPE_H=45,OUT_PKT_BURST_TYPE_L=44,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=39,OUT_PKT_BYTE_CNT_L=37,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=68,OUT_PKT_ORI_BURST_SIZE_L=66,OUT_PKT_RESPONSE_STATUS_H=65,OUT_PKT_RESPONSE_STATUS_L=64,OUT_PKT_TRANS_COMPRESSED_READ=31,OUT_PKT_TRANS_EXCLUSIVE=36,OUT_ST_DATA_W=69,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=48,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=58,IN_PKT_BURSTWRAP_L=58,IN_PKT_BURST_SIZE_H=61,IN_PKT_BURST_SIZE_L=59,IN_PKT_BURST_TYPE_H=63,IN_PKT_BURST_TYPE_L=62,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=57,IN_PKT_BYTE_CNT_L=55,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=86,IN_PKT_ORI_BURST_SIZE_L=84,IN_PKT_RESPONSE_STATUS_H=83,IN_PKT_RESPONSE_STATUS_L=82,IN_PKT_TRANS_COMPRESSED_READ=49,IN_PKT_TRANS_EXCLUSIVE=54,IN_PKT_TRANS_WRITE=51,IN_ST_DATA_W=87,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=30,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=43,OUT_PKT_BURST_SIZE_L=41,OUT_PKT_BURST_TYPE_H=45,OUT_PKT_BURST_TYPE_L=44,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=39,OUT_PKT_BYTE_CNT_L=37,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=68,OUT_PKT_ORI_BURST_SIZE_L=66,OUT_PKT_RESPONSE_STATUS_H=65,OUT_PKT_RESPONSE_STATUS_L=64,OUT_PKT_TRANS_COMPRESSED_READ=31,OUT_PKT_TRANS_EXCLUSIVE=36,OUT_ST_DATA_W=69,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=48,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=58,IN_PKT_BURSTWRAP_L=58,IN_PKT_BURST_SIZE_H=61,IN_PKT_BURST_SIZE_L=59,IN_PKT_BURST_TYPE_H=63,IN_PKT_BURST_TYPE_L=62,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=57,IN_PKT_BYTE_CNT_L=55,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=86,IN_PKT_ORI_BURST_SIZE_L=84,IN_PKT_RESPONSE_STATUS_H=83,IN_PKT_RESPONSE_STATUS_L=82,IN_PKT_TRANS_COMPRESSED_READ=49,IN_PKT_TRANS_EXCLUSIVE=54,IN_PKT_TRANS_WRITE=51,IN_ST_DATA_W=87,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=30,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=43,OUT_PKT_BURST_SIZE_L=41,OUT_PKT_BURST_TYPE_H=45,OUT_PKT_BURST_TYPE_L=44,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=39,OUT_PKT_BYTE_CNT_L=37,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=68,OUT_PKT_ORI_BURST_SIZE_L=66,OUT_PKT_RESPONSE_STATUS_H=65,OUT_PKT_RESPONSE_STATUS_L=64,OUT_PKT_TRANS_COMPRESSED_READ=31,OUT_PKT_TRANS_EXCLUSIVE=36,OUT_ST_DATA_W=69,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=8)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=75000000,NUM_CLOCK_OUTPUTS=1)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)"
   instancePathKey="controller:.:mm_interconnect_3"
   kind="altera_mm_interconnect"
   version="20.1"
   name="controller_mm_interconnect_3">
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_bridge_1_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_1_m0_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {mm_bridge_1_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_1_m0_translator} {SYNC_RESET} {0};add_instance {pio_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {pio_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_1_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {pio_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_2_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_2_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {pio_2_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_2_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_2_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_2_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_2_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_2_s1_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {pio_2_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_2_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_2_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_2_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_2_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_2_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_2_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_2_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_2_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_2_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_2_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_2_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {motor_controller_5_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_READ} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {motor_controller_5_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {imu_spim_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {imu_spim_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {imu_spim_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {imu_spim_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {imu_spim_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {imu_spim_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {imu_spim_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {imu_spim_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {imu_spim_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {imu_spim_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {imu_spim_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_READ} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {imu_spim_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {imu_spim_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {imu_spim_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {imu_spim_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {imu_spim_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {imu_spim_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {imu_spim_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {imu_spim_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {imu_spim_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_master_0_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_READ} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_master_0_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {vector_controller_master_0_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_DATA_W} {16};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_DATA_W} {16};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_READ} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vector_controller_master_0_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {spim_0_spi_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_DATA_W} {16};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_ADDRESS_W} {13};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_READ} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {spim_0_spi_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_1_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_QOS_H} {67};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_QOS_L} {67};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DATA_SIDEBAND_H} {65};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DATA_SIDEBAND_L} {65};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ADDR_SIDEBAND_H} {64};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ADDR_SIDEBAND_L} {64};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURST_TYPE_H} {63};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURST_TYPE_L} {62};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_CACHE_H} {81};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_CACHE_L} {78};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_THREAD_ID_H} {74};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_THREAD_ID_L} {74};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {mm_bridge_1_m0_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {mm_bridge_1_m0_agent} {ST_DATA_W} {87};set_instance_parameter_value {mm_bridge_1_m0_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_1_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_1_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_1_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;pio_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000100&quot;
   end=&quot;0x00000000000000110&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;pio_2_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000200&quot;
   end=&quot;0x00000000000000220&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;motor_controller_5_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001100&quot;
   end=&quot;0x00000000000001108&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;imu_spim_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000600&quot;
   end=&quot;0x00000000000000610&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;i2c_master_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000400&quot;
   end=&quot;0x00000000000000410&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;vector_controller_master_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;spim_0_spi_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000500&quot;
   end=&quot;0x00000000000000520&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_1_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_1_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_1_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_1_m0_agent} {USE_WRITERESPONSE} {0};add_instance {pio_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {pio_0_s1_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {pio_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_0_s1_agent} {ID} {3};set_instance_parameter_value {pio_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {ECC_ENABLE} {0};add_instance {pio_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {pio_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {pio_1_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {pio_1_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {pio_1_s1_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {pio_1_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {pio_1_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {pio_1_s1_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {pio_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {pio_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_1_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {pio_1_s1_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {pio_1_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {pio_1_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {pio_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_1_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {pio_1_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {pio_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_1_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_1_s1_agent} {ID} {4};set_instance_parameter_value {pio_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_1_s1_agent} {ECC_ENABLE} {0};add_instance {pio_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_2_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_2_s1_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {pio_2_s1_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {pio_2_s1_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {pio_2_s1_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {pio_2_s1_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {pio_2_s1_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {pio_2_s1_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {pio_2_s1_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {pio_2_s1_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {pio_2_s1_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {pio_2_s1_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {pio_2_s1_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {pio_2_s1_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {pio_2_s1_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {pio_2_s1_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {pio_2_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_2_s1_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {pio_2_s1_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {pio_2_s1_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {pio_2_s1_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {pio_2_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_2_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_2_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_2_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_2_s1_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {pio_2_s1_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {pio_2_s1_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {pio_2_s1_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {pio_2_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_2_s1_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {pio_2_s1_agent} {ST_DATA_W} {87};set_instance_parameter_value {pio_2_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_2_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_2_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_2_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_2_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_2_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_2_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_2_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pio_2_s1_agent} {ID} {5};set_instance_parameter_value {pio_2_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_2_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_2_s1_agent} {ECC_ENABLE} {0};add_instance {pio_2_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_2_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {motor_controller_5_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_TRANS_LOCK} {35};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_PROTECTION_H} {59};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_PROTECTION_L} {57};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_ADDR_H} {30};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_TRANS_POSTED} {32};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_TRANS_READ} {34};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_SRC_ID_H} {52};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_SRC_ID_L} {50};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_DEST_ID_H} {55};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_DEST_ID_L} {53};set_instance_parameter_value {motor_controller_5_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {motor_controller_5_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {motor_controller_5_slave_agent} {ST_DATA_W} {69};set_instance_parameter_value {motor_controller_5_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {motor_controller_5_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {motor_controller_5_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {motor_controller_5_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {motor_controller_5_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {motor_controller_5_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {motor_controller_5_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {motor_controller_5_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {motor_controller_5_slave_agent} {ID} {2};set_instance_parameter_value {motor_controller_5_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {motor_controller_5_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {motor_controller_5_slave_agent} {ECC_ENABLE} {0};add_instance {motor_controller_5_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {70};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {motor_controller_5_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {imu_spim_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {imu_spim_slave_agent} {PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {imu_spim_slave_agent} {PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {imu_spim_slave_agent} {PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {imu_spim_slave_agent} {PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {imu_spim_slave_agent} {PKT_TRANS_LOCK} {35};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {imu_spim_slave_agent} {PKT_PROTECTION_H} {59};set_instance_parameter_value {imu_spim_slave_agent} {PKT_PROTECTION_L} {57};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {imu_spim_slave_agent} {PKT_ADDR_H} {30};set_instance_parameter_value {imu_spim_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {imu_spim_slave_agent} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {imu_spim_slave_agent} {PKT_TRANS_POSTED} {32};set_instance_parameter_value {imu_spim_slave_agent} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {imu_spim_slave_agent} {PKT_TRANS_READ} {34};set_instance_parameter_value {imu_spim_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {imu_spim_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {imu_spim_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {imu_spim_slave_agent} {PKT_SRC_ID_H} {52};set_instance_parameter_value {imu_spim_slave_agent} {PKT_SRC_ID_L} {50};set_instance_parameter_value {imu_spim_slave_agent} {PKT_DEST_ID_H} {55};set_instance_parameter_value {imu_spim_slave_agent} {PKT_DEST_ID_L} {53};set_instance_parameter_value {imu_spim_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {imu_spim_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {imu_spim_slave_agent} {ST_DATA_W} {69};set_instance_parameter_value {imu_spim_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {imu_spim_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {imu_spim_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {imu_spim_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {imu_spim_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {imu_spim_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {imu_spim_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {imu_spim_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {imu_spim_slave_agent} {ID} {1};set_instance_parameter_value {imu_spim_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {imu_spim_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {imu_spim_slave_agent} {ECC_ENABLE} {0};add_instance {imu_spim_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {70};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {imu_spim_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_master_0_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_TRANS_LOCK} {35};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_PROTECTION_H} {59};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_PROTECTION_L} {57};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_ADDR_H} {30};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_TRANS_POSTED} {32};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_TRANS_READ} {34};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_SRC_ID_H} {52};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_SRC_ID_L} {50};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_DEST_ID_H} {55};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_DEST_ID_L} {53};set_instance_parameter_value {i2c_master_0_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_master_0_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {i2c_master_0_slave_agent} {ST_DATA_W} {69};set_instance_parameter_value {i2c_master_0_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {i2c_master_0_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {i2c_master_0_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {i2c_master_0_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_master_0_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {i2c_master_0_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {i2c_master_0_slave_agent} {ID} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_master_0_slave_agent} {ECC_ENABLE} {0};add_instance {i2c_master_0_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {70};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_master_0_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {vector_controller_master_0_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_TRANS_LOCK} {35};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_PROTECTION_H} {59};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_PROTECTION_L} {57};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_ADDR_H} {30};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_TRANS_POSTED} {32};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_TRANS_READ} {34};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_DATA_H} {15};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_SRC_ID_H} {52};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_SRC_ID_L} {50};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_DEST_ID_H} {55};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_DEST_ID_L} {53};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {vector_controller_master_0_slave_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {vector_controller_master_0_slave_agent} {ST_DATA_W} {69};set_instance_parameter_value {vector_controller_master_0_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {vector_controller_master_0_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {vector_controller_master_0_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {vector_controller_master_0_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent} {ID} {7};set_instance_parameter_value {vector_controller_master_0_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent} {ECC_ENABLE} {0};add_instance {vector_controller_master_0_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {70};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {vector_controller_master_0_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {spim_0_spi_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BURST_SIZE_H} {61};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BURST_SIZE_L} {59};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BEGIN_BURST} {66};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_PROTECTION_H} {77};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_PROTECTION_L} {75};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BURSTWRAP_H} {58};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BURSTWRAP_L} {58};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_ADDR_H} {48};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_TRANS_READ} {52};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_SRC_ID_H} {70};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_SRC_ID_L} {68};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_DEST_ID_H} {73};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_DEST_ID_L} {71};set_instance_parameter_value {spim_0_spi_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {spim_0_spi_control_port_agent} {ST_CHANNEL_W} {8};set_instance_parameter_value {spim_0_spi_control_port_agent} {ST_DATA_W} {87};set_instance_parameter_value {spim_0_spi_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {spim_0_spi_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {spim_0_spi_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {spim_0_spi_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {spim_0_spi_control_port_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {spim_0_spi_control_port_agent} {ID} {6};set_instance_parameter_value {spim_0_spi_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spim_0_spi_control_port_agent} {ECC_ENABLE} {0};add_instance {spim_0_spi_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {88};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {spim_0_spi_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 4 5 0 6 1 7 2 };set_instance_parameter_value {router} {CHANNEL_ID} {00000001 00000010 00000100 00100000 10000000 00010000 01000000 00001000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x100 0x200 0x400 0x500 0x600 0x1000 0x1100 };set_instance_parameter_value {router} {END_ADDRESS} {0x10 0x110 0x220 0x410 0x520 0x610 0x1040 0x1108 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {48};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router} {PKT_TRANS_READ} {52};set_instance_parameter_value {router} {ST_DATA_W} {87};set_instance_parameter_value {router} {ST_CHANNEL_W} {8};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {7};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {48};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_001} {ST_DATA_W} {87};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {48};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_002} {ST_DATA_W} {87};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {48};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_003} {ST_DATA_W} {87};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {30};set_instance_parameter_value {router_004} {PKT_ADDR_L} {18};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {59};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {57};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {55};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {53};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {34};set_instance_parameter_value {router_004} {ST_DATA_W} {69};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {30};set_instance_parameter_value {router_005} {PKT_ADDR_L} {18};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {59};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {57};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {55};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {53};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {34};set_instance_parameter_value {router_005} {ST_DATA_W} {69};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {30};set_instance_parameter_value {router_006} {PKT_ADDR_L} {18};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {59};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {57};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {55};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {53};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {34};set_instance_parameter_value {router_006} {ST_DATA_W} {69};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {30};set_instance_parameter_value {router_007} {PKT_ADDR_L} {18};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {59};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {57};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {55};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {53};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {34};set_instance_parameter_value {router_007} {ST_DATA_W} {69};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {48};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {77};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {75};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {73};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {71};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {52};set_instance_parameter_value {router_008} {ST_DATA_W} {87};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {8};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_1_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_DEST_ID_H} {73};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_DEST_ID_L} {71};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_SRC_ID_H} {70};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_SRC_ID_L} {68};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_BYTE_CNT_H} {57};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_BYTE_CNT_L} {55};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_TRANS_POSTED} {50};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_TRANS_WRITE} {51};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_THREAD_ID_H} {74};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PKT_THREAD_ID_L} {74};set_instance_parameter_value {mm_bridge_1_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_1_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_1_m0_limiter} {ST_DATA_W} {87};set_instance_parameter_value {mm_bridge_1_m0_limiter} {ST_CHANNEL_W} {8};set_instance_parameter_value {mm_bridge_1_m0_limiter} {VALID_WIDTH} {8};set_instance_parameter_value {mm_bridge_1_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_1_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_1_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_1_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_1_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_1_m0_limiter} {REORDER} {0};add_instance {motor_controller_5_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_ADDR_H} {30};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURST_TYPE_H} {45};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURST_TYPE_L} {44};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PKT_TRANS_READ} {34};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {ST_DATA_W} {69};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {OUT_BYTE_CNT_H} {38};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {OUT_BURSTWRAP_H} {40};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {motor_controller_5_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {imu_spim_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_ADDR_H} {30};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURST_TYPE_H} {45};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURST_TYPE_L} {44};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PKT_TRANS_READ} {34};set_instance_parameter_value {imu_spim_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {ST_DATA_W} {69};set_instance_parameter_value {imu_spim_slave_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {imu_spim_slave_burst_adapter} {OUT_BYTE_CNT_H} {38};set_instance_parameter_value {imu_spim_slave_burst_adapter} {OUT_BURSTWRAP_H} {40};set_instance_parameter_value {imu_spim_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {imu_spim_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {imu_spim_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {imu_spim_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {imu_spim_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {imu_spim_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {i2c_master_0_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_ADDR_H} {30};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURST_TYPE_H} {45};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURST_TYPE_L} {44};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PKT_TRANS_READ} {34};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {ST_DATA_W} {69};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {OUT_BYTE_CNT_H} {38};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {OUT_BURSTWRAP_H} {40};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {i2c_master_0_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {vector_controller_master_0_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_ADDR_H} {30};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BEGIN_BURST} {48};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BYTE_CNT_H} {39};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BYTE_CNT_L} {37};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURST_SIZE_H} {43};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURST_SIZE_L} {41};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURST_TYPE_H} {45};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURST_TYPE_L} {44};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURSTWRAP_H} {40};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_BURSTWRAP_L} {40};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_TRANS_WRITE} {33};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PKT_TRANS_READ} {34};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {ST_DATA_W} {69};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {OUT_BYTE_CNT_H} {38};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {OUT_BURSTWRAP_H} {40};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {vector_controller_master_0_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {87};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {8};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {8};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {87};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {87};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {87};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {8};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {8};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {53};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};add_instance {motor_controller_5_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {30};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {33};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {40};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {40};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_ST_DATA_W} {69};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_ST_DATA_W} {87};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {motor_controller_5_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {imu_spim_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {30};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {33};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {40};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {40};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_ST_DATA_W} {69};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_ST_DATA_W} {87};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {imu_spim_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {i2c_master_0_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {30};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {33};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {40};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {40};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_ST_DATA_W} {69};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_ST_DATA_W} {87};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_master_0_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {vector_controller_master_0_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {30};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {33};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {40};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {40};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_ST_DATA_W} {69};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {48};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_ST_DATA_W} {87};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {vector_controller_master_0_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {motor_controller_5_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {51};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {58};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_ST_DATA_W} {87};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {30};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_ST_DATA_W} {69};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {motor_controller_5_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {imu_spim_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {51};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {58};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_ST_DATA_W} {87};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {30};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_ST_DATA_W} {69};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {imu_spim_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {i2c_master_0_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {51};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {58};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_ST_DATA_W} {87};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {30};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_ST_DATA_W} {69};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {i2c_master_0_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {vector_controller_master_0_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {48};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {57};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {55};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {49};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {51};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {58};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {58};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {61};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {59};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {83};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {82};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {54};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {63};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {62};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {84};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {86};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_ST_DATA_W} {87};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {30};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {39};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {37};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {31};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {43};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {41};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {65};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {64};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {36};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {45};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {44};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {66};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {68};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_ST_DATA_W} {69};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {ST_CHANNEL_W} {8};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {vector_controller_master_0_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {mm_bridge_1_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_bridge_1_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {motor_controller_5_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {motor_controller_5_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {motor_controller_5_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {motor_controller_5_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {motor_controller_5_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_bridge_1_m0_translator.avalon_universal_master_0} {mm_bridge_1_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_1_m0_translator.avalon_universal_master_0/mm_bridge_1_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_1_m0_translator.avalon_universal_master_0/mm_bridge_1_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_1_m0_translator.avalon_universal_master_0/mm_bridge_1_m0_agent.av} {defaultConnection} {false};add_connection {pio_0_s1_agent.m0} {pio_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_0_s1_agent.rf_source} {pio_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_0_s1_agent_rsp_fifo.out} {pio_0_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_0_s1_agent.rdata_fifo_src} {pio_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {pio_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/pio_0_s1_agent.cp} {qsys_mm.command};add_connection {pio_1_s1_agent.m0} {pio_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_1_s1_agent.rf_source} {pio_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_1_s1_agent_rsp_fifo.out} {pio_1_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_1_s1_agent.rdata_fifo_src} {pio_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {pio_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/pio_1_s1_agent.cp} {qsys_mm.command};add_connection {pio_2_s1_agent.m0} {pio_2_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_2_s1_agent.m0/pio_2_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_2_s1_agent.m0/pio_2_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_2_s1_agent.m0/pio_2_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_2_s1_agent.rf_source} {pio_2_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_2_s1_agent_rsp_fifo.out} {pio_2_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_2_s1_agent.rdata_fifo_src} {pio_2_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {pio_2_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/pio_2_s1_agent.cp} {qsys_mm.command};add_connection {motor_controller_5_slave_agent.m0} {motor_controller_5_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {motor_controller_5_slave_agent.m0/motor_controller_5_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {motor_controller_5_slave_agent.m0/motor_controller_5_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {motor_controller_5_slave_agent.m0/motor_controller_5_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {motor_controller_5_slave_agent.rf_source} {motor_controller_5_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {motor_controller_5_slave_agent_rsp_fifo.out} {motor_controller_5_slave_agent.rf_sink} {avalon_streaming};add_connection {motor_controller_5_slave_agent.rdata_fifo_src} {motor_controller_5_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {imu_spim_slave_agent.m0} {imu_spim_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {imu_spim_slave_agent.m0/imu_spim_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {imu_spim_slave_agent.m0/imu_spim_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {imu_spim_slave_agent.m0/imu_spim_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {imu_spim_slave_agent.rf_source} {imu_spim_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {imu_spim_slave_agent_rsp_fifo.out} {imu_spim_slave_agent.rf_sink} {avalon_streaming};add_connection {imu_spim_slave_agent.rdata_fifo_src} {imu_spim_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {i2c_master_0_slave_agent.m0} {i2c_master_0_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_master_0_slave_agent.m0/i2c_master_0_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_master_0_slave_agent.m0/i2c_master_0_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_master_0_slave_agent.m0/i2c_master_0_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_master_0_slave_agent.rf_source} {i2c_master_0_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_master_0_slave_agent_rsp_fifo.out} {i2c_master_0_slave_agent.rf_sink} {avalon_streaming};add_connection {i2c_master_0_slave_agent.rdata_fifo_src} {i2c_master_0_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {vector_controller_master_0_slave_agent.m0} {vector_controller_master_0_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {vector_controller_master_0_slave_agent.m0/vector_controller_master_0_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {vector_controller_master_0_slave_agent.m0/vector_controller_master_0_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {vector_controller_master_0_slave_agent.m0/vector_controller_master_0_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {vector_controller_master_0_slave_agent.rf_source} {vector_controller_master_0_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {vector_controller_master_0_slave_agent_rsp_fifo.out} {vector_controller_master_0_slave_agent.rf_sink} {avalon_streaming};add_connection {vector_controller_master_0_slave_agent.rdata_fifo_src} {vector_controller_master_0_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {spim_0_spi_control_port_agent.m0} {spim_0_spi_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {spim_0_spi_control_port_agent.m0/spim_0_spi_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {spim_0_spi_control_port_agent.m0/spim_0_spi_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {spim_0_spi_control_port_agent.m0/spim_0_spi_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {spim_0_spi_control_port_agent.rf_source} {spim_0_spi_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {spim_0_spi_control_port_agent_rsp_fifo.out} {spim_0_spi_control_port_agent.rf_sink} {avalon_streaming};add_connection {spim_0_spi_control_port_agent.rdata_fifo_src} {spim_0_spi_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {spim_0_spi_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/spim_0_spi_control_port_agent.cp} {qsys_mm.command};add_connection {mm_bridge_1_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_1_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {pio_0_s1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pio_0_s1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {pio_1_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {pio_1_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {pio_2_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {pio_2_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {motor_controller_5_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {motor_controller_5_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {imu_spim_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {imu_spim_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {i2c_master_0_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {i2c_master_0_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {vector_controller_master_0_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {vector_controller_master_0_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {spim_0_spi_control_port_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {spim_0_spi_control_port_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router.src} {mm_bridge_1_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/mm_bridge_1_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_1_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_1_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_bridge_1_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/mm_bridge_1_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_1_m0_limiter.rsp_src} {mm_bridge_1_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_1_m0_limiter.rsp_src/mm_bridge_1_m0_agent.rp} {qsys_mm.response};add_connection {motor_controller_5_slave_burst_adapter.source0} {motor_controller_5_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {motor_controller_5_slave_burst_adapter.source0/motor_controller_5_slave_agent.cp} {qsys_mm.command};add_connection {imu_spim_slave_burst_adapter.source0} {imu_spim_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {imu_spim_slave_burst_adapter.source0/imu_spim_slave_agent.cp} {qsys_mm.command};add_connection {i2c_master_0_slave_burst_adapter.source0} {i2c_master_0_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {i2c_master_0_slave_burst_adapter.source0/i2c_master_0_slave_agent.cp} {qsys_mm.command};add_connection {vector_controller_master_0_slave_burst_adapter.source0} {vector_controller_master_0_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {vector_controller_master_0_slave_burst_adapter.source0/vector_controller_master_0_slave_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {router_004.src} {motor_controller_5_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/motor_controller_5_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {motor_controller_5_slave_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {motor_controller_5_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_005.src} {imu_spim_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/imu_spim_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {imu_spim_slave_rsp_width_adapter.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {imu_spim_slave_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_006.src} {i2c_master_0_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/i2c_master_0_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {i2c_master_0_slave_rsp_width_adapter.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {i2c_master_0_slave_rsp_width_adapter.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_007.src} {vector_controller_master_0_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/vector_controller_master_0_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {vector_controller_master_0_slave_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {vector_controller_master_0_slave_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {cmd_mux_003.src} {motor_controller_5_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/motor_controller_5_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {motor_controller_5_slave_cmd_width_adapter.src} {motor_controller_5_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {motor_controller_5_slave_cmd_width_adapter.src/motor_controller_5_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {imu_spim_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/imu_spim_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {imu_spim_slave_cmd_width_adapter.src} {imu_spim_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {imu_spim_slave_cmd_width_adapter.src/imu_spim_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_005.src} {i2c_master_0_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/i2c_master_0_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {i2c_master_0_slave_cmd_width_adapter.src} {i2c_master_0_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {i2c_master_0_slave_cmd_width_adapter.src/i2c_master_0_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_006.src} {vector_controller_master_0_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/vector_controller_master_0_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {vector_controller_master_0_slave_cmd_width_adapter.src} {vector_controller_master_0_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {vector_controller_master_0_slave_cmd_width_adapter.src/vector_controller_master_0_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_bridge_1_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_m0_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_0_s1_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_1_s1_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_2_s1_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {spim_0_spi_control_port_translator.reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_m0_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_0_s1_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_1_s1_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_2_s1_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {pio_2_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {spim_0_spi_control_port_agent.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {spim_0_spi_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {mm_bridge_1_m0_limiter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_burst_adapter.cr0_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_rsp_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {motor_controller_5_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {imu_spim_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {i2c_master_0_slave_cmd_width_adapter.clk_reset} {reset};add_connection {mm_bridge_1_reset_reset_bridge.out_reset} {vector_controller_master_0_slave_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_1_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_2_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spim_0_spi_control_port_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_1_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_1_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_2_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_2_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spim_0_spi_control_port_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spim_0_spi_control_port_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_m0_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {imu_spim_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {i2c_master_0_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {vector_controller_master_0_slave_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {mm_bridge_1_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {motor_controller_5_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {mm_bridge_1_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_bridge_1_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_bridge_1_reset_reset_bridge.in_reset};add_interface {motor_controller_5_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {motor_controller_5_reset_reset_bridge_in_reset} {EXPORT_OF} {motor_controller_5_reset_reset_bridge.in_reset};add_interface {mm_bridge_1_m0} {avalon} {slave};set_interface_property {mm_bridge_1_m0} {EXPORT_OF} {mm_bridge_1_m0_translator.avalon_anti_master_0};add_interface {i2c_master_0_slave} {avalon} {master};set_interface_property {i2c_master_0_slave} {EXPORT_OF} {i2c_master_0_slave_translator.avalon_anti_slave_0};add_interface {imu_spim_slave} {avalon} {master};set_interface_property {imu_spim_slave} {EXPORT_OF} {imu_spim_slave_translator.avalon_anti_slave_0};add_interface {motor_controller_5_slave} {avalon} {master};set_interface_property {motor_controller_5_slave} {EXPORT_OF} {motor_controller_5_slave_translator.avalon_anti_slave_0};add_interface {pio_0_s1} {avalon} {master};set_interface_property {pio_0_s1} {EXPORT_OF} {pio_0_s1_translator.avalon_anti_slave_0};add_interface {pio_1_s1} {avalon} {master};set_interface_property {pio_1_s1} {EXPORT_OF} {pio_1_s1_translator.avalon_anti_slave_0};add_interface {pio_2_s1} {avalon} {master};set_interface_property {pio_2_s1} {EXPORT_OF} {pio_2_s1_translator.avalon_anti_slave_0};add_interface {spim_0_spi_control_port} {avalon} {master};set_interface_property {spim_0_spi_control_port} {EXPORT_OF} {spim_0_spi_control_port_translator.avalon_anti_slave_0};add_interface {vector_controller_master_0_slave} {avalon} {master};set_interface_property {vector_controller_master_0_slave} {EXPORT_OF} {vector_controller_master_0_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.i2c_master_0.slave} {0};set_module_assignment {interconnect_id.imu_spim.slave} {1};set_module_assignment {interconnect_id.mm_bridge_1.m0} {0};set_module_assignment {interconnect_id.motor_controller_5.slave} {2};set_module_assignment {interconnect_id.pio_0.s1} {3};set_module_assignment {interconnect_id.pio_1.s1} {4};set_module_assignment {interconnect_id.pio_2.s1} {5};set_module_assignment {interconnect_id.spim_0.spi_control_port} {6};set_module_assignment {interconnect_id.vector_controller_master_0.slave} {7};" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_avalon_st_adapter_003.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="controller" as="mm_interconnect_3" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 125 starting:altera_mm_interconnect "submodules/controller_mm_interconnect_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>69</b> modules, <b>225</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.012s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.014s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.008s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.012s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.013s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.013s/0.018s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>77</b> modules, <b>249</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_3_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_3_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_3"><![CDATA["<b>controller</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_0_data_master_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 196 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_0_debug_mem_slave_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 195 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_0_debug_mem_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 73 starting:altera_merlin_router "submodules/controller_mm_interconnect_3_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 72 starting:altera_merlin_router "submodules/controller_mm_interconnect_3_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 69 starting:altera_merlin_router "submodules/controller_mm_interconnect_3_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 124 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 63 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="motor_controller_5_slave_burst_adapter"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>motor_controller_5_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 59 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_3_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 58 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_3_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 50 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_3_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 42 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_3_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 160 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 2 starting:error_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 30 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_3_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 0 starting:error_adapter "submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {msgdma_0_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_DATA_W} {8};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {SYNC_RESET} {0};add_instance {data_ram_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {data_ram_0_s2_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {data_ram_0_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {data_ram_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {data_ram_0_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {data_ram_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {data_ram_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {data_ram_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {data_ram_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {data_ram_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {instruction_rom_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {58};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {56};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_RESPONSE_STATUS_H} {55};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_RESPONSE_STATUS_L} {54};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_QOS_H} {43};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_QOS_L} {43};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_SIDEBAND_H} {41};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_SIDEBAND_L} {41};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {40};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {40};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_TYPE_H} {39};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_TYPE_L} {38};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_CACHE_H} {53};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_CACHE_L} {50};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_THREAD_ID_H} {46};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_THREAD_ID_L} {46};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_SIZE_H} {37};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_SIZE_L} {35};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {30};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_LOCK} {29};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BEGIN_BURST} {42};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_PROTECTION_H} {49};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_PROTECTION_L} {47};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURSTWRAP_H} {34};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURSTWRAP_L} {34};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTE_CNT_H} {33};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTE_CNT_L} {31};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_H} {24};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {25};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_POSTED} {26};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_WRITE} {27};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_READ} {28};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_H} {7};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_SRC_ID_H} {44};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_SRC_ID_L} {44};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DEST_ID_H} {45};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DEST_ID_L} {45};set_instance_parameter_value {msgdma_0_mm_read_agent} {ST_DATA_W} {59};set_instance_parameter_value {msgdma_0_mm_read_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {msgdma_0_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;data_ram_0_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x00000000000009000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;instruction_rom_0_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_0_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {ID} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {data_ram_0_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {data_ram_0_s2_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {data_ram_0_s2_agent} {ST_DATA_W} {86};set_instance_parameter_value {data_ram_0_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_0_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_0_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {data_ram_0_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {data_ram_0_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {data_ram_0_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {data_ram_0_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {data_ram_0_s2_agent} {ID} {0};set_instance_parameter_value {data_ram_0_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_0_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_0_s2_agent} {ECC_ENABLE} {0};add_instance {data_ram_0_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {87};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {instruction_rom_0_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {instruction_rom_0_s2_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {instruction_rom_0_s2_agent} {ST_DATA_W} {86};set_instance_parameter_value {instruction_rom_0_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {instruction_rom_0_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {instruction_rom_0_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {instruction_rom_0_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {instruction_rom_0_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {instruction_rom_0_s2_agent} {ID} {1};set_instance_parameter_value {instruction_rom_0_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {ECC_ENABLE} {0};add_instance {instruction_rom_0_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {87};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 0x9000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {24};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {49};set_instance_parameter_value {router} {PKT_PROTECTION_L} {47};set_instance_parameter_value {router} {PKT_DEST_ID_H} {45};set_instance_parameter_value {router} {PKT_DEST_ID_L} {45};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {27};set_instance_parameter_value {router} {PKT_TRANS_READ} {28};set_instance_parameter_value {router} {ST_DATA_W} {59};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {51};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_001} {ST_DATA_W} {86};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {51};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_002} {ST_DATA_W} {86};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {msgdma_0_mm_read_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_DEST_ID_H} {45};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_DEST_ID_L} {45};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_SRC_ID_H} {44};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_SRC_ID_L} {44};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTE_CNT_H} {33};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTE_CNT_L} {31};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_TRANS_POSTED} {26};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_TRANS_WRITE} {27};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_THREAD_ID_H} {46};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_THREAD_ID_L} {46};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PIPELINED} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ST_DATA_W} {59};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {msgdma_0_mm_read_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {msgdma_0_mm_read_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {59};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {59};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {29};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {59};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {29};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {59};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {59};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {59};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {29};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {data_ram_0_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {24};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {33};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {31};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {25};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {27};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {34};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {34};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {37};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {35};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {55};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {54};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {30};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {39};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {38};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {56};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {58};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_ST_DATA_W} {59};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {51};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {instruction_rom_0_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {24};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {33};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {31};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {25};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {27};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {34};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {34};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {37};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {35};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {55};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {54};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {30};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {39};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {38};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {56};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {58};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_ST_DATA_W} {59};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {51};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {data_ram_0_s2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_ADDR_H} {51};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {54};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_ADDR_H} {24};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {33};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {31};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {25};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {37};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {35};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {55};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {54};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {30};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {39};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {38};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {56};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {58};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_ST_DATA_W} {59};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {instruction_rom_0_s2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_ADDR_H} {51};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {54};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_ADDR_H} {24};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {33};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {31};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {25};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {37};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {35};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {55};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {54};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {30};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {39};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {38};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {56};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {58};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_ST_DATA_W} {59};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_0_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {data_ram_0_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {data_ram_0_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {data_ram_0_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {data_ram_0_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {data_ram_0_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {msgdma_0_mm_read_translator.avalon_universal_master_0} {msgdma_0_mm_read_agent.av} {avalon};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {defaultConnection} {false};add_connection {data_ram_0_s2_agent.m0} {data_ram_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {data_ram_0_s2_agent.m0/data_ram_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {data_ram_0_s2_agent.m0/data_ram_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {data_ram_0_s2_agent.m0/data_ram_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {data_ram_0_s2_agent.rf_source} {data_ram_0_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {data_ram_0_s2_agent_rsp_fifo.out} {data_ram_0_s2_agent.rf_sink} {avalon_streaming};add_connection {data_ram_0_s2_agent.rdata_fifo_src} {data_ram_0_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {instruction_rom_0_s2_agent.m0} {instruction_rom_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {instruction_rom_0_s2_agent.m0/instruction_rom_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {instruction_rom_0_s2_agent.m0/instruction_rom_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {instruction_rom_0_s2_agent.m0/instruction_rom_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {instruction_rom_0_s2_agent.rf_source} {instruction_rom_0_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {instruction_rom_0_s2_agent_rsp_fifo.out} {instruction_rom_0_s2_agent.rf_sink} {avalon_streaming};add_connection {instruction_rom_0_s2_agent.rdata_fifo_src} {instruction_rom_0_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {msgdma_0_mm_read_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_agent.cp/router.sink} {qsys_mm.command};add_connection {data_ram_0_s2_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {data_ram_0_s2_agent.rp/router_001.sink} {qsys_mm.response};add_connection {instruction_rom_0_s2_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {instruction_rom_0_s2_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {msgdma_0_mm_read_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/msgdma_0_mm_read_limiter.cmd_sink} {qsys_mm.command};add_connection {msgdma_0_mm_read_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {msgdma_0_mm_read_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/msgdma_0_mm_read_limiter.rsp_sink} {qsys_mm.response};add_connection {msgdma_0_mm_read_limiter.rsp_src} {msgdma_0_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_limiter.rsp_src/msgdma_0_mm_read_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {cmd_mux.src} {data_ram_0_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/data_ram_0_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {data_ram_0_s2_cmd_width_adapter.src} {data_ram_0_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {data_ram_0_s2_cmd_width_adapter.src/data_ram_0_s2_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {instruction_rom_0_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/instruction_rom_0_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {instruction_rom_0_s2_cmd_width_adapter.src} {instruction_rom_0_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {instruction_rom_0_s2_cmd_width_adapter.src/instruction_rom_0_s2_agent.cp} {qsys_mm.command};add_connection {router_001.src} {data_ram_0_s2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/data_ram_0_s2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {data_ram_0_s2_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {data_ram_0_s2_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {instruction_rom_0_s2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/instruction_rom_0_s2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {instruction_rom_0_s2_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {instruction_rom_0_s2_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {msgdma_0_mm_read_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_limiter.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {data_ram_0_s2_translator.reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {instruction_rom_0_s2_translator.reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {data_ram_0_s2_agent.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {data_ram_0_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {instruction_rom_0_s2_agent.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {instruction_rom_0_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {data_ram_0_s2_cmd_width_adapter.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {instruction_rom_0_s2_cmd_width_adapter.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {data_ram_0_s2_rsp_width_adapter.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {instruction_rom_0_s2_rsp_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_mm_read_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s2_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s2_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_mm_read_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s2_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s2_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s2_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s2_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_mm_read_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s2_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s2_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s2_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s2_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_reset_n_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_reset1_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {data_ram_0_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {data_ram_0_reset1_reset_bridge_in_reset} {EXPORT_OF} {data_ram_0_reset1_reset_bridge.in_reset};add_interface {msgdma_0_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {msgdma_0_reset_n_reset_bridge_in_reset} {EXPORT_OF} {msgdma_0_reset_n_reset_bridge.in_reset};add_interface {msgdma_0_mm_read} {avalon} {slave};set_interface_property {msgdma_0_mm_read} {EXPORT_OF} {msgdma_0_mm_read_translator.avalon_anti_master_0};add_interface {data_ram_0_s2} {avalon} {master};set_interface_property {data_ram_0_s2} {EXPORT_OF} {data_ram_0_s2_translator.avalon_anti_slave_0};add_interface {instruction_rom_0_s2} {avalon} {master};set_interface_property {instruction_rom_0_s2} {EXPORT_OF} {instruction_rom_0_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.data_ram_0.s2} {0};set_module_assignment {interconnect_id.instruction_rom_0.s2} {1};set_module_assignment {interconnect_id.msgdma_0.mm_read} {0};(altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=1,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=16,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;data_ram_0_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x00000000000009000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;instruction_rom_0_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),PKT_ADDR_H=24,PKT_ADDR_L=9,PKT_ADDR_SIDEBAND_H=40,PKT_ADDR_SIDEBAND_L=40,PKT_BEGIN_BURST=42,PKT_BURSTWRAP_H=34,PKT_BURSTWRAP_L=34,PKT_BURST_SIZE_H=37,PKT_BURST_SIZE_L=35,PKT_BURST_TYPE_H=39,PKT_BURST_TYPE_L=38,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=33,PKT_BYTE_CNT_L=31,PKT_CACHE_H=53,PKT_CACHE_L=50,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=41,PKT_DATA_SIDEBAND_L=41,PKT_DEST_ID_H=45,PKT_DEST_ID_L=45,PKT_ORI_BURST_SIZE_H=58,PKT_ORI_BURST_SIZE_L=56,PKT_PROTECTION_H=49,PKT_PROTECTION_L=47,PKT_QOS_H=43,PKT_QOS_L=43,PKT_RESPONSE_STATUS_H=55,PKT_RESPONSE_STATUS_L=54,PKT_SRC_ID_H=44,PKT_SRC_ID_L=44,PKT_THREAD_ID_H=46,PKT_THREAD_ID_L=46,PKT_TRANS_COMPRESSED_READ=25,PKT_TRANS_EXCLUSIVE=30,PKT_TRANS_LOCK=29,PKT_TRANS_POSTED=26,PKT_TRANS_READ=28,PKT_TRANS_WRITE=27,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=59,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=71,PKT_SRC_ID_L=71,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=86,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=87,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=71,PKT_SRC_ID_L=71,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=86,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=87,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:20.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x8000,0x9000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=24,PKT_ADDR_L=9,PKT_DEST_ID_H=45,PKT_DEST_ID_L=45,PKT_PROTECTION_H=49,PKT_PROTECTION_L=47,PKT_TRANS_READ=28,PKT_TRANS_WRITE=27,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:10:0x0:0x8000:both:1:0:0:1,0:01:0x8000:0x9000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000,ST_CHANNEL_W=2,ST_DATA_W=59,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=86,TYPE_OF_TRANSACTION=read)(altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=86,TYPE_OF_TRANSACTION=read)(altera_merlin_traffic_limiter:20.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),PIPELINED=0,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=33,PKT_BYTE_CNT_L=31,PKT_DEST_ID_H=45,PKT_DEST_ID_L=45,PKT_SRC_ID_H=44,PKT_SRC_ID_L=44,PKT_THREAD_ID_H=46,PKT_THREAD_ID_L=46,PKT_TRANS_POSTED=26,PKT_TRANS_WRITE=27,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=2,ST_DATA_W=59,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=2)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=59,VALID_WIDTH=2)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=29,ST_CHANNEL_W=2,ST_DATA_W=59,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=29,ST_CHANNEL_W=2,ST_DATA_W=59,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=59,VALID_WIDTH=1)(altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=59,VALID_WIDTH=1)(altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=29,ST_CHANNEL_W=2,ST_DATA_W=59,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),IN_PKT_ADDR_H=24,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=34,IN_PKT_BURSTWRAP_L=34,IN_PKT_BURST_SIZE_H=37,IN_PKT_BURST_SIZE_L=35,IN_PKT_BURST_TYPE_H=39,IN_PKT_BURST_TYPE_L=38,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=33,IN_PKT_BYTE_CNT_L=31,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=58,IN_PKT_ORI_BURST_SIZE_L=56,IN_PKT_RESPONSE_STATUS_H=55,IN_PKT_RESPONSE_STATUS_L=54,IN_PKT_TRANS_COMPRESSED_READ=25,IN_PKT_TRANS_EXCLUSIVE=30,IN_PKT_TRANS_WRITE=27,IN_ST_DATA_W=59,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=51,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=60,OUT_PKT_BYTE_CNT_L=58,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=52,OUT_PKT_TRANS_EXCLUSIVE=57,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),IN_PKT_ADDR_H=24,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=34,IN_PKT_BURSTWRAP_L=34,IN_PKT_BURST_SIZE_H=37,IN_PKT_BURST_SIZE_L=35,IN_PKT_BURST_TYPE_H=39,IN_PKT_BURST_TYPE_L=38,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=33,IN_PKT_BYTE_CNT_L=31,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=58,IN_PKT_ORI_BURST_SIZE_L=56,IN_PKT_RESPONSE_STATUS_H=55,IN_PKT_RESPONSE_STATUS_L=54,IN_PKT_TRANS_COMPRESSED_READ=25,IN_PKT_TRANS_EXCLUSIVE=30,IN_PKT_TRANS_WRITE=27,IN_ST_DATA_W=59,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=51,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=60,OUT_PKT_BYTE_CNT_L=58,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=52,OUT_PKT_TRANS_EXCLUSIVE=57,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=51,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=61,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=60,IN_PKT_BYTE_CNT_L=58,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=52,IN_PKT_TRANS_EXCLUSIVE=57,IN_PKT_TRANS_WRITE=54,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=24,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=37,OUT_PKT_BURST_SIZE_L=35,OUT_PKT_BURST_TYPE_H=39,OUT_PKT_BURST_TYPE_L=38,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=33,OUT_PKT_BYTE_CNT_L=31,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=58,OUT_PKT_ORI_BURST_SIZE_L=56,OUT_PKT_RESPONSE_STATUS_H=55,OUT_PKT_RESPONSE_STATUS_L=54,OUT_PKT_TRANS_COMPRESSED_READ=25,OUT_PKT_TRANS_EXCLUSIVE=30,OUT_ST_DATA_W=59,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=51,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=61,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=60,IN_PKT_BYTE_CNT_L=58,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=52,IN_PKT_TRANS_EXCLUSIVE=57,IN_PKT_TRANS_WRITE=54,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=24,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=37,OUT_PKT_BURST_SIZE_L=35,OUT_PKT_BURST_TYPE_H=39,OUT_PKT_BURST_TYPE_L=38,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=33,OUT_PKT_BYTE_CNT_L=31,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=58,OUT_PKT_ORI_BURST_SIZE_L=56,OUT_PKT_RESPONSE_STATUS_H=55,OUT_PKT_RESPONSE_STATUS_L=54,OUT_PKT_TRANS_COMPRESSED_READ=25,OUT_PKT_TRANS_EXCLUSIVE=30,OUT_ST_DATA_W=59,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=75000000,NUM_CLOCK_OUTPUTS=1)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon:20.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(avalon_streaming:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(reset:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)(clock:20.1:)"
   instancePathKey="controller:.:mm_interconnect_4"
   kind="altera_mm_interconnect"
   version="20.1"
   name="controller_mm_interconnect_4">
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {msgdma_0_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_DATA_W} {8};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_0_mm_read_translator} {SYNC_RESET} {0};add_instance {data_ram_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {data_ram_0_s2_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {data_ram_0_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {data_ram_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {data_ram_0_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {data_ram_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {data_ram_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {data_ram_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {data_ram_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {data_ram_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {data_ram_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {data_ram_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {instruction_rom_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_ADDRESS_W} {16};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {instruction_rom_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_0_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {58};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {56};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_RESPONSE_STATUS_H} {55};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_RESPONSE_STATUS_L} {54};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_QOS_H} {43};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_QOS_L} {43};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_SIDEBAND_H} {41};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_SIDEBAND_L} {41};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {40};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {40};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_TYPE_H} {39};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_TYPE_L} {38};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_CACHE_H} {53};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_CACHE_L} {50};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_THREAD_ID_H} {46};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_THREAD_ID_L} {46};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_SIZE_H} {37};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURST_SIZE_L} {35};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {30};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_LOCK} {29};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BEGIN_BURST} {42};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_PROTECTION_H} {49};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_PROTECTION_L} {47};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURSTWRAP_H} {34};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BURSTWRAP_L} {34};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTE_CNT_H} {33};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTE_CNT_L} {31};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_H} {24};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {25};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_POSTED} {26};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_WRITE} {27};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_TRANS_READ} {28};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_H} {7};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_SRC_ID_H} {44};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_SRC_ID_L} {44};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DEST_ID_H} {45};set_instance_parameter_value {msgdma_0_mm_read_agent} {PKT_DEST_ID_L} {45};set_instance_parameter_value {msgdma_0_mm_read_agent} {ST_DATA_W} {59};set_instance_parameter_value {msgdma_0_mm_read_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {msgdma_0_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;data_ram_0_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x00000000000009000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;instruction_rom_0_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_0_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {ID} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_0_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_0_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {data_ram_0_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {data_ram_0_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {data_ram_0_s2_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {data_ram_0_s2_agent} {ST_DATA_W} {86};set_instance_parameter_value {data_ram_0_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {data_ram_0_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {data_ram_0_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {data_ram_0_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {data_ram_0_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {data_ram_0_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {data_ram_0_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {data_ram_0_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {data_ram_0_s2_agent} {ID} {0};set_instance_parameter_value {data_ram_0_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {data_ram_0_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {data_ram_0_s2_agent} {ECC_ENABLE} {0};add_instance {data_ram_0_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {87};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {data_ram_0_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {instruction_rom_0_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_TRANS_LOCK} {56};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BYTE_CNT_L} {58};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_ADDR_H} {51};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_TRANS_POSTED} {53};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_TRANS_READ} {55};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {instruction_rom_0_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {instruction_rom_0_s2_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {instruction_rom_0_s2_agent} {ST_DATA_W} {86};set_instance_parameter_value {instruction_rom_0_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {instruction_rom_0_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {instruction_rom_0_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {instruction_rom_0_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {instruction_rom_0_s2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {instruction_rom_0_s2_agent} {ID} {1};set_instance_parameter_value {instruction_rom_0_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {instruction_rom_0_s2_agent} {ECC_ENABLE} {0};add_instance {instruction_rom_0_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {87};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {instruction_rom_0_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 0x9000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {24};set_instance_parameter_value {router} {PKT_ADDR_L} {9};set_instance_parameter_value {router} {PKT_PROTECTION_H} {49};set_instance_parameter_value {router} {PKT_PROTECTION_L} {47};set_instance_parameter_value {router} {PKT_DEST_ID_H} {45};set_instance_parameter_value {router} {PKT_DEST_ID_L} {45};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {27};set_instance_parameter_value {router} {PKT_TRANS_READ} {28};set_instance_parameter_value {router} {ST_DATA_W} {59};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {51};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_001} {ST_DATA_W} {86};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {51};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {54};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {55};set_instance_parameter_value {router_002} {ST_DATA_W} {86};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {msgdma_0_mm_read_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_DEST_ID_H} {45};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_DEST_ID_L} {45};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_SRC_ID_H} {44};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_SRC_ID_L} {44};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTE_CNT_H} {33};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTE_CNT_L} {31};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_TRANS_POSTED} {26};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_TRANS_WRITE} {27};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_THREAD_ID_H} {46};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PKT_THREAD_ID_L} {46};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PIPELINED} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ST_DATA_W} {59};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {msgdma_0_mm_read_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {msgdma_0_mm_read_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {msgdma_0_mm_read_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {msgdma_0_mm_read_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {msgdma_0_mm_read_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {59};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {59};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {29};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {59};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {29};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {59};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {59};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {59};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {29};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};add_instance {data_ram_0_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {24};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {33};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {31};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {25};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {27};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {34};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {34};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {37};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {35};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {55};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {54};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {30};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {39};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {38};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {56};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {58};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_ST_DATA_W} {59};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {51};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {data_ram_0_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {instruction_rom_0_s2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_ADDR_H} {24};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {33};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {31};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {25};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {27};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {34};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {34};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {37};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {35};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {55};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {54};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {30};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {39};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {38};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {56};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {58};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_ST_DATA_W} {59};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_ADDR_H} {51};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {instruction_rom_0_s2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {data_ram_0_s2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_ADDR_H} {51};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {54};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_ADDR_H} {24};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {33};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {31};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {25};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {37};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {35};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {55};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {54};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {30};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {39};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {38};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {56};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {58};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_ST_DATA_W} {59};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {data_ram_0_s2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {instruction_rom_0_s2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_ADDR_H} {51};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {58};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {52};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {54};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {57};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_ADDR_H} {24};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {33};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {31};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {25};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {37};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {35};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {55};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {54};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {30};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {39};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {38};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {56};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {58};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_ST_DATA_W} {59};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {instruction_rom_0_s2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {msgdma_0_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {msgdma_0_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {data_ram_0_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {data_ram_0_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {data_ram_0_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {data_ram_0_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {data_ram_0_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {msgdma_0_mm_read_translator.avalon_universal_master_0} {msgdma_0_mm_read_agent.av} {avalon};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_0_mm_read_translator.avalon_universal_master_0/msgdma_0_mm_read_agent.av} {defaultConnection} {false};add_connection {data_ram_0_s2_agent.m0} {data_ram_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {data_ram_0_s2_agent.m0/data_ram_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {data_ram_0_s2_agent.m0/data_ram_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {data_ram_0_s2_agent.m0/data_ram_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {data_ram_0_s2_agent.rf_source} {data_ram_0_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {data_ram_0_s2_agent_rsp_fifo.out} {data_ram_0_s2_agent.rf_sink} {avalon_streaming};add_connection {data_ram_0_s2_agent.rdata_fifo_src} {data_ram_0_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {instruction_rom_0_s2_agent.m0} {instruction_rom_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {instruction_rom_0_s2_agent.m0/instruction_rom_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {instruction_rom_0_s2_agent.m0/instruction_rom_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {instruction_rom_0_s2_agent.m0/instruction_rom_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {instruction_rom_0_s2_agent.rf_source} {instruction_rom_0_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {instruction_rom_0_s2_agent_rsp_fifo.out} {instruction_rom_0_s2_agent.rf_sink} {avalon_streaming};add_connection {instruction_rom_0_s2_agent.rdata_fifo_src} {instruction_rom_0_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {msgdma_0_mm_read_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_agent.cp/router.sink} {qsys_mm.command};add_connection {data_ram_0_s2_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {data_ram_0_s2_agent.rp/router_001.sink} {qsys_mm.response};add_connection {instruction_rom_0_s2_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {instruction_rom_0_s2_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {msgdma_0_mm_read_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/msgdma_0_mm_read_limiter.cmd_sink} {qsys_mm.command};add_connection {msgdma_0_mm_read_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {msgdma_0_mm_read_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/msgdma_0_mm_read_limiter.rsp_sink} {qsys_mm.response};add_connection {msgdma_0_mm_read_limiter.rsp_src} {msgdma_0_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {msgdma_0_mm_read_limiter.rsp_src/msgdma_0_mm_read_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {cmd_mux.src} {data_ram_0_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/data_ram_0_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {data_ram_0_s2_cmd_width_adapter.src} {data_ram_0_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {data_ram_0_s2_cmd_width_adapter.src/data_ram_0_s2_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {instruction_rom_0_s2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/instruction_rom_0_s2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {instruction_rom_0_s2_cmd_width_adapter.src} {instruction_rom_0_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {instruction_rom_0_s2_cmd_width_adapter.src/instruction_rom_0_s2_agent.cp} {qsys_mm.command};add_connection {router_001.src} {data_ram_0_s2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/data_ram_0_s2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {data_ram_0_s2_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {data_ram_0_s2_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {instruction_rom_0_s2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/instruction_rom_0_s2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {instruction_rom_0_s2_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {instruction_rom_0_s2_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {msgdma_0_mm_read_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_translator.reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_agent.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {msgdma_0_mm_read_limiter.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {msgdma_0_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {data_ram_0_s2_translator.reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {instruction_rom_0_s2_translator.reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {data_ram_0_s2_agent.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {data_ram_0_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {instruction_rom_0_s2_agent.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {instruction_rom_0_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {data_ram_0_s2_cmd_width_adapter.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {instruction_rom_0_s2_cmd_width_adapter.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {data_ram_0_s2_rsp_width_adapter.clk_reset} {reset};add_connection {data_ram_0_reset1_reset_bridge.out_reset} {instruction_rom_0_s2_rsp_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_mm_read_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s2_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s2_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_mm_read_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s2_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s2_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s2_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s2_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_mm_read_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s2_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s2_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_s2_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {instruction_rom_0_s2_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {msgdma_0_reset_n_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {data_ram_0_reset1_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {data_ram_0_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {data_ram_0_reset1_reset_bridge_in_reset} {EXPORT_OF} {data_ram_0_reset1_reset_bridge.in_reset};add_interface {msgdma_0_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {msgdma_0_reset_n_reset_bridge_in_reset} {EXPORT_OF} {msgdma_0_reset_n_reset_bridge.in_reset};add_interface {msgdma_0_mm_read} {avalon} {slave};set_interface_property {msgdma_0_mm_read} {EXPORT_OF} {msgdma_0_mm_read_translator.avalon_anti_master_0};add_interface {data_ram_0_s2} {avalon} {master};set_interface_property {data_ram_0_s2} {EXPORT_OF} {data_ram_0_s2_translator.avalon_anti_slave_0};add_interface {instruction_rom_0_s2} {avalon} {master};set_interface_property {instruction_rom_0_s2} {EXPORT_OF} {instruction_rom_0_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.data_ram_0.s2} {0};set_module_assignment {interconnect_id.instruction_rom_0.s2} {1};set_module_assignment {interconnect_id.msgdma_0.mm_read} {0};" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="controller" as="mm_interconnect_4" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_mm_interconnect "submodules/controller_mm_interconnect_4"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>25</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>27</b> modules, <b>81</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_4_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_4_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_router</b> "<b>submodules/controller_mm_interconnect_4_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_4_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_4_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_4_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_4_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/controller_mm_interconnect_4_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/controller_mm_interconnect_4_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_4"><![CDATA["<b>controller</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_4</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_0_data_master_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 196 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_0_debug_mem_slave_agent</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 195 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_0_debug_mem_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 18 starting:altera_merlin_router "submodules/controller_mm_interconnect_4_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 17 starting:altera_merlin_router "submodules/controller_mm_interconnect_4_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 124 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 14 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_4_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 13 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_4_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 11 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_4_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 9 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_4_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="controller">queue size: 160 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 2 starting:error_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:20.1:AUTO_DEVICE_FAMILY=Cyclone 10 LP,IRQ_MAP=0:0,1:6,2:2,3:3,4:7,5:8,6:1,7:5,8:4,NUM_RCVRS=9,SENDER_IRQ_WIDTH=9"
   instancePathKey="controller:.:irq_mapper"
   kind="altera_irq_mapper"
   version="20.1"
   name="controller_irq_mapper">
  <parameter name="NUM_RCVRS" value="9" />
  <parameter name="IRQ_MAP" value="0:0,1:6,2:2,3:3,4:7,5:8,6:1,7:5,8:4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="SENDER_IRQ_WIDTH" value="9" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 221 starting:altera_irq_mapper "submodules/controller_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>controller</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:20.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="controller:.:rst_controller"
   kind="altera_reset_controller"
   version="20.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 220 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>controller</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2_combi:20.1:arithmetic_present=1,comparison_present=1,deviceFamily=Cyclone 10 LP"
   instancePathKey="controller:.:fpu_0:.:fpci_combi"
   kind="altera_nios_custom_instr_floating_point_2_combi"
   version="20.1"
   name="fpoint2_combi">
  <parameter name="arithmetic_present" value="1" />
  <parameter name="comparison_present" value="1" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_combi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPMinMaxFused/FPMinMaxFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPCompareFused/FPCompareFused.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPNeg_Abs/FPNeg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPNeg_Abs/FPAbs.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_combi/fpoint2_combi_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_fpu_0" as="fpci_combi" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 216 starting:altera_nios_custom_instr_floating_point_2_combi "submodules/fpoint2_combi"</message>
   <message level="Info" culprit="fpci_combi"><![CDATA["<b>fpu_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_combi</b> "<b>fpci_combi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios_custom_instr_floating_point_2_multi:20.1:arithmetic_present=1,conversion_present=1,deviceFamily=Cyclone 10 LP,root_present=1"
   instancePathKey="controller:.:fpu_0:.:fpci_multi"
   kind="altera_nios_custom_instr_floating_point_2_multi"
   version="20.1"
   name="fpoint2_multi">
  <parameter name="arithmetic_present" value="1" />
  <parameter name="root_present" value="1" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <parameter name="conversion_present" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi_datapath.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi_dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fpoint2_multi_dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPAddSub/FPAddSub.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPDiv/FPDiv.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPMult/FPMult.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/IntToFloat/IntToFloat.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FloatToInt/FloatToInt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_safe_path.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_nios_custom_instr_floating_point_2/altera_nios_custom_instr_floating_point_2_multi/fpoint2_multi_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_fpu_0" as="fpci_multi" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 215 starting:altera_nios_custom_instr_floating_point_2_multi "submodules/fpoint2_multi"</message>
   <message level="Info" culprit="fpci_multi"><![CDATA["<b>fpu_0</b>" instantiated <b>altera_nios_custom_instr_floating_point_2_multi</b> "<b>fpci_multi</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:20.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=128,DATA_WIDTH=8,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=2,MAX_BYTE=1024,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses"
   instancePathKey="controller:.:msgdma_0:.:dispatcher_internal"
   kind="modular_sgdma_dispatcher"
   version="20.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="DATA_FIFO_DEPTH" value="128" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="DATA_WIDTH" value="8" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="16" />
  <parameter name="MAX_BYTE" value="1024" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="2" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_msgdma_0" as="dispatcher_internal" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 214 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_read_master:20.1:ADDRESS_WIDTH=16,AUTO_ADDRESS_WIDTH=16,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=1,BYTE_ENABLE_WIDTH_LOG2=1,CHANNEL_ENABLE=1,CHANNEL_WIDTH=8,DATA_WIDTH=8,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=128,FIFO_DEPTH_LOG2=7,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=2,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=11,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=1,NUMBER_OF_SYMBOLS_LOG2=1,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="controller:.:msgdma_0:.:read_mstr_internal"
   kind="dma_read_master"
   version="20.1"
   name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_msgdma_0" as="read_mstr_internal" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 213 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_0</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:20.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=47136,breakOffset=32,breakSlave=None,breakSlave_derived=nios_0.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;slave name=&quot;float32to16_0&quot; baseAddress=&quot;0&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;,dataAddrWidth=16,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_0.s1&apos; start=&apos;0x8000&apos; end=&apos;0x9000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_1.s1&apos; start=&apos;0xB000&apos; end=&apos;0xB400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0xC000&apos; end=&apos;0xC400&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0xC400&apos; end=&apos;0xC420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0xC500&apos; end=&apos;0xC510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xC600&apos; end=&apos;0xC608&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0xC700&apos; end=&apos;0xC720&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0xC800&apos; end=&apos;0xC820&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0xC900&apos; end=&apos;0xC908&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0xE000&apos; end=&apos;0xE010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0xE100&apos; end=&apos;0xE110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_2.s1&apos; start=&apos;0xE200&apos; end=&apos;0xE220&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_master_0.slave&apos; start=&apos;0xE400&apos; end=&apos;0xE410&apos; type=&apos;i2c_master.slave&apos; /&gt;&lt;slave name=&apos;spim_0.spi_control_port&apos; start=&apos;0xE500&apos; end=&apos;0xE520&apos; type=&apos;altera_avalon_spi.spi_control_port&apos; /&gt;&lt;slave name=&apos;imu_spim.slave&apos; start=&apos;0xE600&apos; end=&apos;0xE610&apos; type=&apos;imu_spim.slave&apos; /&gt;&lt;slave name=&apos;vector_controller_master_0.slave&apos; start=&apos;0xF000&apos; end=&apos;0xF040&apos; type=&apos;vector_controller_master.slave&apos; /&gt;&lt;slave name=&apos;motor_controller_5.slave&apos; start=&apos;0xF100&apos; end=&apos;0xF108&apos; type=&apos;motor_controller.slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=0,dcache_size_derived=0,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dividerType=srt2,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=instruction_rom_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=0,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=16,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=0,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=0,resetOffset=0,resetSlave=instruction_rom_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Static,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=3,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="controller:.:nios_0:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="20.1"
   name="controller_nios_0_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="0" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Static" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="47136" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="0" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="setting_interruptControllerType" value="External" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="0" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_0.s1&apos; start=&apos;0x8000&apos; end=&apos;0x9000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;data_ram_1.s1&apos; start=&apos;0xB000&apos; end=&apos;0xB400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0xC000&apos; end=&apos;0xC400&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;msgdma_0.csr&apos; start=&apos;0xC400&apos; end=&apos;0xC420&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_0.descriptor_slave&apos; start=&apos;0xC500&apos; end=&apos;0xC510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid_qsys_0.control_slave&apos; start=&apos;0xC600&apos; end=&apos;0xC608&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0xC700&apos; end=&apos;0xC720&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0xC800&apos; end=&apos;0xC820&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0xC900&apos; end=&apos;0xC908&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0xE000&apos; end=&apos;0xE010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0xE100&apos; end=&apos;0xE110&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_2.s1&apos; start=&apos;0xE200&apos; end=&apos;0xE220&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_master_0.slave&apos; start=&apos;0xE400&apos; end=&apos;0xE410&apos; type=&apos;i2c_master.slave&apos; /&gt;&lt;slave name=&apos;spim_0.spi_control_port&apos; start=&apos;0xE500&apos; end=&apos;0xE520&apos; type=&apos;altera_avalon_spi.spi_control_port&apos; /&gt;&lt;slave name=&apos;imu_spim.slave&apos; start=&apos;0xE600&apos; end=&apos;0xE610&apos; type=&apos;imu_spim.slave&apos; /&gt;&lt;slave name=&apos;vector_controller_master_0.slave&apos; start=&apos;0xF000&apos; end=&apos;0xF040&apos; type=&apos;vector_controller_master.slave&apos; /&gt;&lt;slave name=&apos;motor_controller_5.slave&apos; start=&apos;0xF100&apos; end=&apos;0xF108&apos; type=&apos;motor_controller.slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="instruction_rom_0.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="16" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="16" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="3" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="75000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="instruction_rom_0.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone 10 LP" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;instruction_rom_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x8000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios_0.debug_mem_slave&apos; start=&apos;0xB800&apos; end=&apos;0xC000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="srt2" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios_0.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter
     name="customInstSlavesSystemInfo"
     value="&lt;info&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0&quot; baseAddress=&quot;224&quot; addressSpan=&quot;16&quot; clockCycleType=&quot;COMBINATORIAL&quot; /&gt;&lt;slave name=&quot;nios_custom_instr_floating_point_2_0_1&quot; baseAddress=&quot;248&quot; addressSpan=&quot;8&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;slave name=&quot;float32to16_0&quot; baseAddress=&quot;0&quot; addressSpan=&quot;1&quot; clockCycleType=&quot;VARIABLE&quot; /&gt;&lt;/info&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_nios_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_nios2_gen2_rtl_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_nios2_gen2_rtl_module.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_nios_0" as="cpu" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 212 starting:altera_nios2_gen2_unit "submodules/controller_nios_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'controller_nios_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=controller_nios_0_cpu --dir=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0035_cpu_gen/ --quartus_bindir=C:/opt/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8677_7101271770899003306.dir/0035_cpu_gen//controller_nios_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:07 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:08 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:09 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:09 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2021.02.19 23:27:09 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'controller_nios_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic_csr:20.1:AUTO_I1_INTERRUPTS_USED=0,DAISY_CHAIN_ENABLE=0,NUMBER_OF_INT_PORTS=9,RIL_WIDTH=2,RRS_WIDTH=6"
   instancePathKey="controller:.:vic_0:.:vic_csr"
   kind="altera_vic_csr"
   version="20.1"
   name="altera_vic_csr">
  <parameter name="AUTO_I1_INTERRUPTS_USED" value="0" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/csr/altera_vic_csr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_vic_0" as="vic_csr" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 211 starting:altera_vic_csr "submodules/altera_vic_csr"</message>
   <message level="Info" culprit="vic_csr"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_csr</b> "<b>vic_csr</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic_priority:20.1:DATA_WIDTH=19,NUMBER_OF_INT_PORTS=9,PRIORITY_LATENCY=3,PRIORITY_WIDTH=2"
   instancePathKey="controller:.:vic_0:.:vic_priority"
   kind="altera_vic_priority"
   version="20.1"
   name="altera_vic_priority">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_priority.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_compare2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_compare4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/priority/altera_vic_priority_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_vic_0" as="vic_priority" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 210 starting:altera_vic_priority "submodules/altera_vic_priority"</message>
   <message level="Info" culprit="vic_priority"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_priority</b> "<b>vic_priority</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic_vector:20.1:DAISY_CHAIN_ENABLE=0"
   instancePathKey="controller:.:vic_0:.:vic_vector"
   kind="altera_vic_vector"
   version="20.1"
   name="altera_vic_vector">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_vic_vector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/altera_vectored_interrupt_controller/vector/altera_vic_vector_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_vic_0" as="vic_vector" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 209 starting:altera_vic_vector "submodules/altera_vic_vector"</message>
   <message level="Info" culprit="vic_vector"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_vector</b> "<b>vic_vector</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="controller:.:mm_interconnect_0:.:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="20.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_0"
     as="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator" />
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="nios_0_data_master_translator,nios_0_instruction_master_translator" />
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="mm_bridge_0_m0_translator" />
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="mm_bridge_1_m0_translator" />
  <instantiator
     instantiator="controller_mm_interconnect_4"
     as="msgdma_0_mm_read_translator" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 208 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message
       level="Info"
       culprit="spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:20.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="controller:.:mm_interconnect_0:.:data_ram_1_s2_translator"
   kind="altera_merlin_slave_translator"
   version="20.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_0"
     as="data_ram_1_s2_translator" />
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="nios_0_debug_mem_slave_translator,mm_bridge_0_s0_translator,mm_bridge_1_s0_translator,instruction_rom_0_s1_translator,data_ram_0_s1_translator,data_ram_1_s1_translator" />
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="jtag_uart_0_avalon_jtag_slave_translator,sysid_qsys_0_control_slave_translator,performance_counter_0_control_slave_translator,msgdma_0_csr_translator,vic_0_csr_access_translator,msgdma_0_descriptor_slave_translator,timer_0_s1_translator" />
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="pio_0_s1_translator,pio_1_s1_translator,pio_2_s1_translator,motor_controller_5_slave_translator,imu_spim_slave_translator,i2c_master_0_slave_translator,vector_controller_master_0_slave_translator,spim_0_spi_control_port_translator" />
  <instantiator
     instantiator="controller_mm_interconnect_4"
     as="data_ram_0_s2_translator,instruction_rom_0_s2_translator" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 207 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="data_ram_1_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>data_ram_1_s2_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:20.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;nios_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b800&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x0000000000000e000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;mm_bridge_1_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000e000&quot;
   end=&quot;0x00000000000010000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;instruction_rom_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;data_ram_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x00000000000009000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;data_ram_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000b000&quot;
   end=&quot;0x0000000000000b400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=69,PKT_ADDR_SIDEBAND_L=69,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BURST_TYPE_H=68,PKT_BURST_TYPE_L=67,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_CACHE_H=86,PKT_CACHE_L=83,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=70,PKT_DATA_SIDEBAND_L=70,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_QOS_H=72,PKT_QOS_L=72,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=75,PKT_SRC_ID_L=73,PKT_THREAD_ID_H=79,PKT_THREAD_ID_L=79,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_EXCLUSIVE=57,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=92,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="controller:.:mm_interconnect_1:.:nios_0_data_master_agent"
   kind="altera_merlin_master_agent"
   version="20.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="nios_0_data_master_agent,nios_0_instruction_master_agent" />
  <instantiator instantiator="controller_mm_interconnect_2" as="mm_bridge_0_m0_agent" />
  <instantiator instantiator="controller_mm_interconnect_3" as="mm_bridge_1_m0_agent" />
  <instantiator
     instantiator="controller_mm_interconnect_4"
     as="msgdma_0_mm_read_agent" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 198 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios_0_data_master_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios_0_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:20.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_BEGIN_BURST=71,PKT_BURSTWRAP_H=63,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=66,PKT_BURST_SIZE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=58,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_ORI_BURST_SIZE_H=91,PKT_ORI_BURST_SIZE_L=89,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_RESPONSE_STATUS_H=88,PKT_RESPONSE_STATUS_L=87,PKT_SRC_ID_H=75,PKT_SRC_ID_L=73,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=52,PKT_TRANS_LOCK=56,PKT_TRANS_POSTED=53,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=92,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="controller:.:mm_interconnect_1:.:nios_0_debug_mem_slave_agent"
   kind="altera_merlin_slave_agent"
   version="20.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="nios_0_debug_mem_slave_agent,mm_bridge_0_s0_agent,mm_bridge_1_s0_agent,instruction_rom_0_s1_agent,data_ram_0_s1_agent,data_ram_1_s1_agent" />
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="jtag_uart_0_avalon_jtag_slave_agent,sysid_qsys_0_control_slave_agent,performance_counter_0_control_slave_agent,msgdma_0_csr_agent,vic_0_csr_access_agent,msgdma_0_descriptor_slave_agent,timer_0_s1_agent" />
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="pio_0_s1_agent,pio_1_s1_agent,pio_2_s1_agent,motor_controller_5_slave_agent,imu_spim_slave_agent,i2c_master_0_slave_agent,vector_controller_master_0_slave_agent,spim_0_spi_control_port_agent" />
  <instantiator
     instantiator="controller_mm_interconnect_4"
     as="data_ram_0_s2_agent,instruction_rom_0_s2_agent" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 196 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>nios_0_debug_mem_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:20.1:BITS_PER_SYMBOL=93,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="controller:.:mm_interconnect_1:.:nios_0_debug_mem_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="20.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="nios_0_debug_mem_slave_agent_rsp_fifo,mm_bridge_0_s0_agent_rsp_fifo,mm_bridge_1_s0_agent_rsp_fifo,instruction_rom_0_s1_agent_rsp_fifo,data_ram_0_s1_agent_rsp_fifo,data_ram_1_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,sysid_qsys_0_control_slave_agent_rsp_fifo,performance_counter_0_control_slave_agent_rsp_fifo,msgdma_0_csr_agent_rsp_fifo,vic_0_csr_access_agent_rsp_fifo,msgdma_0_descriptor_slave_agent_rsp_fifo,timer_0_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="pio_0_s1_agent_rsp_fifo,pio_1_s1_agent_rsp_fifo,pio_2_s1_agent_rsp_fifo,motor_controller_5_slave_agent_rsp_fifo,imu_spim_slave_agent_rsp_fifo,i2c_master_0_slave_agent_rsp_fifo,vector_controller_master_0_slave_agent_rsp_fifo,spim_0_spi_control_port_agent_rsp_fifo" />
  <instantiator
     instantiator="controller_mm_interconnect_4"
     as="data_ram_0_s2_agent_rsp_fifo,instruction_rom_0_s2_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 195 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="nios_0_debug_mem_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>nios_0_debug_mem_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=001000,010000,100000,000001,000010,000100,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,0,1,5,3,4,END_ADDRESS=0x8000,0x9000,0xb400,0xc000,0xe000,0x10000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=2:001000:0x0:0x8000:both:1:0:0:1,0:010000:0x8000:0x9000:both:1:0:0:1,1:100000:0xb000:0xb400:both:1:0:0:1,5:000001:0xb800:0xc000:both:1:0:0:1,3:000010:0xc000:0xe000:both:1:0:0:1,4:000100:0xe000:0x10000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000,0xb000,0xb800,0xc000,0xe000,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,both,both,both,both,both"
   instancePathKey="controller:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="55" />
  <parameter name="START_ADDRESS" value="0x0,0x8000,0xb000,0xb800,0xc000,0xe000" />
  <parameter name="DEFAULT_CHANNEL" value="3" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:001000:0x0:0x8000:both:1:0:0:1,0:010000:0x8000:0x9000:both:1:0:0:1,1:100000:0xb000:0xb400:both:1:0:0:1,5:000001:0xb800:0xc000:both:1:0:0:1,3:000010:0xc000:0xe000:both:1:0:0:1,4:000100:0xe000:0x10000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="51" />
  <parameter name="PKT_DEST_ID_H" value="78" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="76" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="001000,010000,100000,000001,000010,000100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="82" />
  <parameter name="END_ADDRESS" value="0x8000,0x9000,0xb400,0xc000,0xe000,0x10000" />
  <parameter name="PKT_PROTECTION_L" value="80" />
  <parameter name="PKT_TRANS_WRITE" value="54" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,0,1,5,3,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 184 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,5,END_ADDRESS=0x8000,0xc000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:10:0x0:0x8000:both:1:0:0:1,5:01:0xb800:0xc000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0xb800,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="controller:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="55" />
  <parameter name="START_ADDRESS" value="0x0,0xb800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:10:0x0:0x8000:both:1:0:0:1,5:01:0xb800:0xc000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="51" />
  <parameter name="PKT_DEST_ID_H" value="78" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="76" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="82" />
  <parameter name="END_ADDRESS" value="0x8000,0xc000" />
  <parameter name="PKT_PROTECTION_L" value="80" />
  <parameter name="PKT_TRANS_WRITE" value="54" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,5" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_1" as="router_001" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 183 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="controller:.:mm_interconnect_1:.:router_002"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_1_router_002">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="55" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="51" />
  <parameter name="PKT_DEST_ID_H" value="78" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="76" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="82" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="80" />
  <parameter name="PKT_TRANS_WRITE" value="54" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="router_002,router_005" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 182 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=78,PKT_DEST_ID_L=76,PKT_PROTECTION_H=82,PKT_PROTECTION_L=80,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=92,TYPE_OF_TRANSACTION=both"
   instancePathKey="controller:.:mm_interconnect_1:.:router_003"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_1_router_003">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="55" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="51" />
  <parameter name="PKT_DEST_ID_H" value="78" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="76" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="82" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="80" />
  <parameter name="PKT_TRANS_WRITE" value="54" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="router_003,router_004,router_006,router_007" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 181 starting:altera_merlin_router "submodules/controller_mm_interconnect_1_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1"
   instancePathKey="controller:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="controller_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_1" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 176 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1"
   instancePathKey="controller:.:mm_interconnect_1:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="controller_mm_interconnect_1_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="cmd_demux_001,rsp_demux,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 175 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_1_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0"
   instancePathKey="controller:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="controller_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="56" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_1" as="cmd_mux,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 174 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0"
   instancePathKey="controller:.:mm_interconnect_1:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="controller_mm_interconnect_1_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="56" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="cmd_mux_001,cmd_mux_002,cmd_mux_004,cmd_mux_005" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 173 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=92,VALID_WIDTH=1"
   instancePathKey="controller:.:mm_interconnect_1:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="controller_mm_interconnect_1_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="rsp_demux_001,rsp_demux_002,rsp_demux_004,rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 167 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_1_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0"
   instancePathKey="controller:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="controller_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="56" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 162 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=56,ST_CHANNEL_W=6,ST_DATA_W=92,USE_EXTERNAL_ARB=0"
   instancePathKey="controller:.:mm_interconnect_1:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="controller_mm_interconnect_1_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(91:89) response_status(88:87) cache(86:83) protection(82:80) thread_id(79) dest_id(78:76) src_id(75:73) qos(72) begin_burst(71) data_sideband(70) addr_sideband(69) burst_type(68:67) burst_size(66:64) burstwrap(63:61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="92" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="56" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_1" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 161 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_1_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:20.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="controller:.:mm_interconnect_1:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="controller_mm_interconnect_1_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="controller_mm_interconnect_1"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005" />
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_006" />
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_007" />
  <instantiator
     instantiator="controller_mm_interconnect_4"
     as="avalon_st_adapter,avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 160 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 2 starting:error_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=0010000,0001000,0100000,0000010,0000100,1000000,0000001,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,1,2,4,3,5,0,END_ADDRESS=0x400,0x420,0x510,0x608,0x720,0x820,0x908,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=6:0010000:0x0:0x400:both:1:0:0:1,1:0001000:0x400:0x420:both:1:0:0:1,2:0100000:0x500:0x510:write:1:0:0:1,4:0000010:0x600:0x608:read:1:0:0:1,3:0000100:0x700:0x720:both:1:0:0:1,5:1000000:0x800:0x820:both:1:0:0:1,0:0000001:0x900:0x908:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x400,0x500,0x600,0x700,0x800,0x900,ST_CHANNEL_W=7,ST_DATA_W=89,TYPE_OF_TRANSACTION=both,both,write,read,both,both,both"
   instancePathKey="controller:.:mm_interconnect_2:.:router"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_2_router">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="52" />
  <parameter name="START_ADDRESS" value="0x0,0x400,0x500,0x600,0x700,0x800,0x900" />
  <parameter name="DEFAULT_CHANNEL" value="4" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="6:0010000:0x0:0x400:both:1:0:0:1,1:0001000:0x400:0x420:both:1:0:0:1,2:0100000:0x500:0x510:write:1:0:0:1,4:0000010:0x600:0x608:read:1:0:0:1,3:0000100:0x700:0x720:both:1:0:0:1,5:1000000:0x800:0x820:both:1:0:0:1,0:0000001:0x900:0x908:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="48" />
  <parameter name="PKT_DEST_ID_H" value="75" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="73" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0010000,0001000,0100000,0000010,0000100,1000000,0000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,write,read,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="79" />
  <parameter name="END_ADDRESS" value="0x400,0x420,0x510,0x608,0x720,0x820,0x908" />
  <parameter name="PKT_PROTECTION_L" value="77" />
  <parameter name="PKT_TRANS_WRITE" value="51" />
  <parameter name="DEFAULT_DESTID" value="6" />
  <parameter name="DESTINATION_ID" value="6,1,2,4,3,5,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_2" as="router" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 132 starting:altera_merlin_router "submodules/controller_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=89,TYPE_OF_TRANSACTION=both"
   instancePathKey="controller:.:mm_interconnect_2:.:router_001"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_2_router_001">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="52" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="48" />
  <parameter name="PKT_DEST_ID_H" value="75" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="73" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="79" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="77" />
  <parameter name="PKT_TRANS_WRITE" value="51" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="router_001,router_002,router_003,router_004,router_005,router_007" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 131 starting:altera_merlin_router "submodules/controller_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=156,PKT_ADDR_L=144,PKT_DEST_ID_H=183,PKT_DEST_ID_L=181,PKT_PROTECTION_H=187,PKT_PROTECTION_L=185,PKT_TRANS_READ=160,PKT_TRANS_WRITE=159,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=197,TYPE_OF_TRANSACTION=both"
   instancePathKey="controller:.:mm_interconnect_2:.:router_006"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_2_router_006">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="160" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="156" />
  <parameter name="PKT_DEST_ID_H" value="183" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="181" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="197" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="187" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="185" />
  <parameter name="PKT_TRANS_WRITE" value="159" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_2" as="router_006" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 126 starting:altera_merlin_router "submodules/controller_mm_interconnect_2_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:20.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=55,PKT_DEST_ID_H=75,PKT_DEST_ID_L=73,PKT_SRC_ID_H=72,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=76,PKT_THREAD_ID_L=76,PKT_TRANS_POSTED=50,PKT_TRANS_WRITE=51,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=7,ST_DATA_W=89,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=7"
   instancePathKey="controller:.:mm_interconnect_2:.:mm_bridge_0_m0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="20.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="mm_bridge_0_m0_limiter" />
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="mm_bridge_1_m0_limiter" />
  <instantiator
     instantiator="controller_mm_interconnect_4"
     as="msgdma_0_mm_read_limiter" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 124 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="mm_bridge_0_m0_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>mm_bridge_0_m0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=89,VALID_WIDTH=7"
   instancePathKey="controller:.:mm_interconnect_2:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="controller_mm_interconnect_2_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="NUM_OUTPUTS" value="7" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_2" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 123 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=7,ST_DATA_W=89,USE_EXTERNAL_ARB=0"
   instancePathKey="controller:.:mm_interconnect_2:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="controller_mm_interconnect_2_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="53" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 122 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=89,VALID_WIDTH=1"
   instancePathKey="controller:.:mm_interconnect_2:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="controller_mm_interconnect_2_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 115 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=53,ST_CHANNEL_W=7,ST_DATA_W=89,USE_EXTERNAL_ARB=0"
   instancePathKey="controller:.:mm_interconnect_2:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="controller_mm_interconnect_2_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="7" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="53" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_2" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 108 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:20.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=48,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=60,IN_PKT_BURSTWRAP_L=60,IN_PKT_BURST_SIZE_H=63,IN_PKT_BURST_SIZE_L=61,IN_PKT_BURST_TYPE_H=65,IN_PKT_BURST_TYPE_L=64,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=59,IN_PKT_BYTE_CNT_L=55,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=88,IN_PKT_ORI_BURST_SIZE_L=86,IN_PKT_RESPONSE_STATUS_H=85,IN_PKT_RESPONSE_STATUS_L=84,IN_PKT_TRANS_COMPRESSED_READ=49,IN_PKT_TRANS_EXCLUSIVE=54,IN_PKT_TRANS_WRITE=51,IN_ST_DATA_W=89,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=156,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=171,OUT_PKT_BURST_SIZE_L=169,OUT_PKT_BURST_TYPE_H=173,OUT_PKT_BURST_TYPE_L=172,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=167,OUT_PKT_BYTE_CNT_L=163,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=196,OUT_PKT_ORI_BURST_SIZE_L=194,OUT_PKT_RESPONSE_STATUS_H=193,OUT_PKT_RESPONSE_STATUS_L=192,OUT_PKT_TRANS_COMPRESSED_READ=157,OUT_PKT_TRANS_EXCLUSIVE=162,OUT_ST_DATA_W=197,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=7"
   instancePathKey="controller:.:mm_interconnect_2:.:msgdma_0_descriptor_slave_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="20.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="196" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="194" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="88" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(196:194) response_status(193:192) cache(191:188) protection(187:185) thread_id(184) dest_id(183:181) src_id(180:178) qos(177) begin_burst(176) data_sideband(175) addr_sideband(174) burst_type(173:172) burst_size(171:169) burstwrap(168) byte_cnt(167:163) trans_exclusive(162) trans_lock(161) trans_read(160) trans_write(159) trans_posted(158) trans_compressed_read(157) addr(156:144) byteen(143:128) data(127:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75:73) src_id(72:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="86" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="msgdma_0_descriptor_slave_cmd_width_adapter,msgdma_0_descriptor_slave_rsp_width_adapter" />
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="motor_controller_5_slave_rsp_width_adapter,imu_spim_slave_rsp_width_adapter,i2c_master_0_slave_rsp_width_adapter,vector_controller_master_0_slave_rsp_width_adapter,motor_controller_5_slave_cmd_width_adapter,imu_spim_slave_cmd_width_adapter,i2c_master_0_slave_cmd_width_adapter,vector_controller_master_0_slave_cmd_width_adapter" />
  <instantiator
     instantiator="controller_mm_interconnect_4"
     as="data_ram_0_s2_cmd_width_adapter,instruction_rom_0_s2_cmd_width_adapter,data_ram_0_s2_rsp_width_adapter,instruction_rom_0_s2_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 107 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="msgdma_0_descriptor_slave_cmd_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>msgdma_0_descriptor_slave_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=130,inChannelWidth=0,inDataWidth=130,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=130,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:20.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="controller:.:mm_interconnect_2:.:avalon_st_adapter_005"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="controller_mm_interconnect_2_avalon_st_adapter_005">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="outDataWidth" value="130" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="inDataWidth" value="130" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_avalon_st_adapter_005.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="controller_mm_interconnect_2"
     as="avalon_st_adapter_005" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 100 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_2_avalon_st_adapter_005"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_005"><![CDATA["<b>avalon_st_adapter_005</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_005"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_005</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 1 starting:error_adapter "submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_005</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=00000001,00000010,00000100,00100000,10000000,00010000,01000000,00001000,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=7,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,4,5,0,6,1,7,2,END_ADDRESS=0x10,0x110,0x220,0x410,0x520,0x610,0x1040,0x1108,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,SLAVES_INFO=3:00000001:0x0:0x10:both:1:0:0:1,4:00000010:0x100:0x110:both:1:0:0:1,5:00000100:0x200:0x220:both:1:0:0:1,0:00100000:0x400:0x410:both:1:0:0:1,6:10000000:0x500:0x520:both:1:0:0:1,1:00010000:0x600:0x610:both:1:0:0:1,7:01000000:0x1000:0x1040:both:1:0:0:1,2:00001000:0x1100:0x1108:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x100,0x200,0x400,0x500,0x600,0x1000,0x1100,ST_CHANNEL_W=8,ST_DATA_W=87,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both"
   instancePathKey="controller:.:mm_interconnect_3:.:router"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_3_router">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="52" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x100,0x200,0x400,0x500,0x600,0x1000,0x1100" />
  <parameter name="DEFAULT_CHANNEL" value="6" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:00000001:0x0:0x10:both:1:0:0:1,4:00000010:0x100:0x110:both:1:0:0:1,5:00000100:0x200:0x220:both:1:0:0:1,0:00100000:0x400:0x410:both:1:0:0:1,6:10000000:0x500:0x520:both:1:0:0:1,1:00010000:0x600:0x610:both:1:0:0:1,7:01000000:0x1000:0x1040:both:1:0:0:1,2:00001000:0x1100:0x1108:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="48" />
  <parameter name="PKT_DEST_ID_H" value="73" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="00000001,00000010,00000100,00100000,10000000,00010000,01000000,00001000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="77" />
  <parameter
     name="END_ADDRESS"
     value="0x10,0x110,0x220,0x410,0x520,0x610,0x1040,0x1108" />
  <parameter name="PKT_PROTECTION_L" value="75" />
  <parameter name="PKT_TRANS_WRITE" value="51" />
  <parameter name="DEFAULT_DESTID" value="7" />
  <parameter name="DESTINATION_ID" value="3,4,5,0,6,1,7,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_3" as="router" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 73 starting:altera_merlin_router "submodules/controller_mm_interconnect_3_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=48,PKT_ADDR_L=36,PKT_DEST_ID_H=73,PKT_DEST_ID_L=71,PKT_PROTECTION_H=77,PKT_PROTECTION_L=75,PKT_TRANS_READ=52,PKT_TRANS_WRITE=51,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=87,TYPE_OF_TRANSACTION=both"
   instancePathKey="controller:.:mm_interconnect_3:.:router_001"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_3_router_001">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="52" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="48" />
  <parameter name="PKT_DEST_ID_H" value="73" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="71" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="77" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="75" />
  <parameter name="PKT_TRANS_WRITE" value="51" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="router_001,router_002,router_003,router_008" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 72 starting:altera_merlin_router "submodules/controller_mm_interconnect_3_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_DEST_ID_H=55,PKT_DEST_ID_L=53,PKT_PROTECTION_H=59,PKT_PROTECTION_L=57,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=8,ST_DATA_W=69,TYPE_OF_TRANSACTION=both"
   instancePathKey="controller:.:mm_interconnect_3:.:router_004"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_3_router_004">
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="34" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="30" />
  <parameter name="PKT_DEST_ID_H" value="55" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="53" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="69" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="59" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="57" />
  <parameter name="PKT_TRANS_WRITE" value="33" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="router_004,router_005,router_006,router_007" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 69 starting:altera_merlin_router "submodules/controller_mm_interconnect_3_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:20.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=40,OUT_BYTE_CNT_H=38,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=30,PKT_ADDR_L=18,PKT_BEGIN_BURST=48,PKT_BURSTWRAP_H=40,PKT_BURSTWRAP_L=40,PKT_BURST_SIZE_H=43,PKT_BURST_SIZE_L=41,PKT_BURST_TYPE_H=45,PKT_BURST_TYPE_L=44,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=39,PKT_BYTE_CNT_L=37,PKT_TRANS_COMPRESSED_READ=31,PKT_TRANS_READ=34,PKT_TRANS_WRITE=33,ST_CHANNEL_W=8,ST_DATA_W=69"
   instancePathKey="controller:.:mm_interconnect_3:.:motor_controller_5_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="20.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(68:66) response_status(65:64) cache(63:60) protection(59:57) thread_id(56) dest_id(55:53) src_id(52:50) qos(49) begin_burst(48) data_sideband(47) addr_sideband(46) burst_type(45:44) burst_size(43:41) burstwrap(40) byte_cnt(39:37) trans_exclusive(36) trans_lock(35) trans_read(34) trans_write(33) trans_posted(32) trans_compressed_read(31) addr(30:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="31" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="motor_controller_5_slave_burst_adapter,imu_spim_slave_burst_adapter,i2c_master_0_slave_burst_adapter,vector_controller_master_0_slave_burst_adapter" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 63 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="motor_controller_5_slave_burst_adapter"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>motor_controller_5_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=8,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=8"
   instancePathKey="controller:.:mm_interconnect_3:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="controller_mm_interconnect_3_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="NUM_OUTPUTS" value="8" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_3" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 59 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_3_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0"
   instancePathKey="controller:.:mm_interconnect_3:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="controller_mm_interconnect_3_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="53" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 58 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_3_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=8,ST_DATA_W=87,VALID_WIDTH=1"
   instancePathKey="controller:.:mm_interconnect_3:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="controller_mm_interconnect_3_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 50 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_3_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0),NUM_INPUTS=8,PIPELINE_ARB=0,PKT_TRANS_LOCK=53,ST_CHANNEL_W=8,ST_DATA_W=87,USE_EXTERNAL_ARB=0"
   instancePathKey="controller:.:mm_interconnect_3:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="controller_mm_interconnect_3_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(86:84) response_status(83:82) cache(81:78) protection(77:75) thread_id(74) dest_id(73:71) src_id(70:68) qos(67) begin_burst(66) data_sideband(65) addr_sideband(64) burst_type(63:62) burst_size(61:59) burstwrap(58) byte_cnt(57:55) trans_exclusive(54) trans_lock(53) trans_read(52) trans_write(51) trans_posted(50) trans_compressed_read(49) addr(48:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="8" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="8" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="87" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="53" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_3" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 42 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_3_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:20.1:AUTO_DEVICE=10CL025YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:20.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:20.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:20.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:20.1:)(clock:20.1:)(reset:20.1:)"
   instancePathKey="controller:.:mm_interconnect_3:.:avalon_st_adapter_003"
   kind="altera_avalon_st_adapter"
   version="20.1"
   name="controller_mm_interconnect_3_avalon_st_adapter_003">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256C8G" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_avalon_st_adapter_003.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="controller_mm_interconnect_3"
     as="avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 30 starting:altera_avalon_st_adapter "submodules/controller_mm_interconnect_3_avalon_st_adapter_003"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_003"><![CDATA["<b>avalon_st_adapter_003</b>" reuses <b>error_adapter</b> "<b>submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_003"><![CDATA["<b>mm_interconnect_3</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_003</b>"]]></message>
   <message level="Debug" culprit="controller">queue size: 0 starting:error_adapter "submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x8000,0x9000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=24,PKT_ADDR_L=9,PKT_DEST_ID_H=45,PKT_DEST_ID_L=45,PKT_PROTECTION_H=49,PKT_PROTECTION_L=47,PKT_TRANS_READ=28,PKT_TRANS_WRITE=27,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:10:0x0:0x8000:both:1:0:0:1,0:01:0x8000:0x9000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000,ST_CHANNEL_W=2,ST_DATA_W=59,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="controller:.:mm_interconnect_4:.:router"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_4_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="28" />
  <parameter name="START_ADDRESS" value="0x0,0x8000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:10:0x0:0x8000:both:1:0:0:1,0:01:0x8000:0x9000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="24" />
  <parameter name="PKT_DEST_ID_H" value="45" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="45" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="59" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="49" />
  <parameter name="END_ADDRESS" value="0x8000,0x9000" />
  <parameter name="PKT_PROTECTION_L" value="47" />
  <parameter name="PKT_TRANS_WRITE" value="27" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_4" as="router" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 18 starting:altera_merlin_router "submodules/controller_mm_interconnect_4_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:20.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=51,PKT_ADDR_L=36,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=55,PKT_TRANS_WRITE=54,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=86,TYPE_OF_TRANSACTION=read"
   instancePathKey="controller:.:mm_interconnect_4:.:router_001"
   kind="altera_merlin_router"
   version="20.1"
   name="controller_mm_interconnect_4_router_001">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="55" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="51" />
  <parameter name="PKT_DEST_ID_H" value="72" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:58) trans_exclusive(57) trans_lock(56) trans_read(55) trans_write(54) trans_posted(53) trans_compressed_read(52) addr(51:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="76" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="74" />
  <parameter name="PKT_TRANS_WRITE" value="54" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_4"
     as="router_001,router_002" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 17 starting:altera_merlin_router "submodules/controller_mm_interconnect_4_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=59,VALID_WIDTH=2"
   instancePathKey="controller:.:mm_interconnect_4:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="controller_mm_interconnect_4_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="59" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_4" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 14 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_4_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=29,ST_CHANNEL_W=2,ST_DATA_W=59,USE_EXTERNAL_ARB=0"
   instancePathKey="controller:.:mm_interconnect_4:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="controller_mm_interconnect_4_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="59" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="29" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_4" as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 13 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_4_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:20.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=59,VALID_WIDTH=1"
   instancePathKey="controller:.:mm_interconnect_4:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="20.1"
   name="controller_mm_interconnect_4_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="59" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_4"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 11 starting:altera_merlin_demultiplexer "submodules/controller_mm_interconnect_4_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:20.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=29,ST_CHANNEL_W=2,ST_DATA_W=59,USE_EXTERNAL_ARB=0"
   instancePathKey="controller:.:mm_interconnect_4:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="20.1"
   name="controller_mm_interconnect_4_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(58:56) response_status(55:54) cache(53:50) protection(49:47) thread_id(46) dest_id(45) src_id(44) qos(43) begin_burst(42) data_sideband(41) addr_sideband(40) burst_type(39:38) burst_size(37:35) burstwrap(34) byte_cnt(33:31) trans_exclusive(30) trans_lock(29) trans_read(28) trans_write(27) trans_posted(26) trans_compressed_read(25) addr(24:9) byteen(8) data(7:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="59" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="29" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_4_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="controller_mm_interconnect_4" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 9 starting:altera_merlin_multiplexer "submodules/controller_mm_interconnect_4_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_4</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:20.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="controller:.:mm_interconnect_1:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="20.1"
   name="controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_1_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 2 starting:error_adapter "submodules/controller_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:20.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="controller:.:mm_interconnect_2:.:avalon_st_adapter_005:.:error_adapter_0"
   kind="error_adapter"
   version="20.1"
   name="controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_2_avalon_st_adapter_005"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 1 starting:error_adapter "submodules/controller_mm_interconnect_2_avalon_st_adapter_005_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_005</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:20.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="controller:.:mm_interconnect_3:.:avalon_st_adapter_003:.:error_adapter_0"
   kind="error_adapter"
   version="20.1"
   name="controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/work/Robocup/phoenix-firmware/FPGA/App/controller/synthesis/submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/opt/intelfpga_lite/20.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="controller_mm_interconnect_3_avalon_st_adapter_003"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="controller">queue size: 0 starting:error_adapter "submodules/controller_mm_interconnect_3_avalon_st_adapter_003_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_003</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
