[06/19 15:38:38      0s] 
[06/19 15:38:38      0s] Cadence Innovus(TM) Implementation System.
[06/19 15:38:38      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/19 15:38:38      0s] 
[06/19 15:38:38      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[06/19 15:38:38      0s] Options:	
[06/19 15:38:38      0s] Date:		Wed Jun 19 15:38:38 2024
[06/19 15:38:38      0s] Host:		cadence_51 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) W-2123 CPU @ 3.60GHz 8448KB)
[06/19 15:38:38      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[06/19 15:38:38      0s] 
[06/19 15:38:38      0s] License:
[06/19 15:38:38      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[06/19 15:38:38      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/19 15:39:08     10s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/19 15:39:08     10s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[06/19 15:39:08     10s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/19 15:39:08     10s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[06/19 15:39:08     10s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[06/19 15:39:08     10s] @(#)CDS: CPE v20.14-s080
[06/19 15:39:08     10s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[06/19 15:39:08     10s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[06/19 15:39:08     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[06/19 15:39:08     10s] @(#)CDS: RCDB 11.15.0
[06/19 15:39:08     10s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[06/19 15:39:08     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28651_cadence_51_citd_ACEipL.

[06/19 15:39:08     10s] Change the soft stacksize limit to 0.2%RAM (14 mbytes). Set global soft_stack_size_limit to change the value.
[06/19 15:39:09     12s] 
[06/19 15:39:09     12s] **INFO:  MMMC transition support version v31-84 
[06/19 15:39:09     12s] 
[06/19 15:39:09     12s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/19 15:39:09     12s] <CMD> suppressMessage ENCEXT-2799
[06/19 15:39:09     12s] <CMD> getVersion
[06/19 15:39:09     12s] <CMD> getVersion
[06/19 15:39:16     12s] <CMD> getVersion
[06/19 15:39:35     12s] [INFO] Loading PVS 20.11 fill procedures
[06/19 15:39:35     12s] <CMD> win
[06/19 15:46:15     75s] <CMD> save_global Default.globals
[06/19 15:46:16     75s] <CMD> set init_gnd_net VSS
[06/19 15:46:16     75s] <CMD> set init_lef_file lef/all.lef
[06/19 15:46:16     75s] <CMD> set init_design_settop 0
[06/19 15:46:16     75s] <CMD> set init_verilog dadda_netlist.v
[06/19 15:46:16     75s] <CMD> set init_mmmc_file mcombi.view
[06/19 15:46:16     75s] <CMD> set init_pwr_net VDD
[06/19 15:46:16     75s] <CMD> init_design
[06/19 15:46:23     75s] #% Begin Load MMMC data ... (date=06/19 15:46:23, mem=658.4M)
[06/19 15:46:23     75s] **ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_slow_CMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_fast_CMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_slow_RCMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_fast_RCMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_slow_RMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_fast_RMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_slow_CMIN'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_fast_CMIN'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_slow_RCMIN'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_fast_RCMIN'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_slow_RMIN'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'scan_fast_RMIN'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'test_slow_CMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'test_fast_CMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'test_slow_RCMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'test_fast_RCMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'test_slow_RMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'test_fast_RMAX'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'test_slow_CMIN'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
**ERROR: (TCLCMD-994):	Can not find 'analysis view' object with the name 'test_fast_CMIN'. This can happen when the specified name of any MMMC object is incorrectly spelled or has been removed from the running session.
#% End Load MMMC data ... (date=06/19 15:46:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=658.9M, current mem=658.9M)
[06/19 15:46:23     75s] 
[06/19 15:46:23     75s] Loading LEF file lef/all.lef ...
[06/19 15:46:23     75s] Set DBUPerIGU to M2 pitch 1320.
[06/19 15:46:23     75s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-200' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-201' for more detail.
[06/19 15:46:23     75s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/19 15:46:23     75s] To increase the message display limit, refer to the product command reference manual.
[06/19 15:46:23     75s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-200' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-200' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/19 15:46:23     75s] Type 'man IMPLF-200' for more detail.
[06/19 15:46:23     75s] 
[06/19 15:46:23     75s] viaInitial starts at Wed Jun 19 15:46:23 2024
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[06/19 15:46:23     75s] Type 'man IMPPP-557' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[06/19 15:46:23     75s] Type 'man IMPPP-557' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[06/19 15:46:23     75s] Type 'man IMPPP-557' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[06/19 15:46:23     75s] Type 'man IMPPP-557' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[06/19 15:46:23     75s] Type 'man IMPPP-557' for more detail.
[06/19 15:46:23     75s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[06/19 15:46:23     75s] Type 'man IMPPP-557' for more detail.
[06/19 15:46:23     75s] viaInitial ends at Wed Jun 19 15:46:23 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[06/19 15:46:23     75s] Loading view definition file from mcombi.view
[06/19 15:46:23     75s] Reading libset_slow timing library '/home/citd/Rohith1/dadda_pjt/lib/slow.lib' ...
[06/19 15:46:23     75s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/citd/Rohith1/dadda_pjt/lib/slow.lib)
[06/19 15:46:23     76s] Read 462 cells in library 'tsmc18' 
[06/19 15:46:23     76s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:00.0, peak res=728.0M, current mem=677.2M)
[06/19 15:46:23     76s] *** End library_loading (cpu=0.01min, real=0.00min, mem=11.5M, fe_cpu=1.27min, fe_real=7.75min, fe_mem=798.0M) ***
[06/19 15:46:23     76s] #% Begin Load netlist data ... (date=06/19 15:46:23, mem=677.2M)
[06/19 15:46:23     76s] *** Begin netlist parsing (mem=798.0M) ***
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[06/19 15:46:23     76s] Type 'man IMPVL-159' for more detail.
[06/19 15:46:23     76s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/19 15:46:23     76s] To increase the message display limit, refer to the product command reference manual.
[06/19 15:46:23     76s] Created 462 new cells from 1 timing libraries.
[06/19 15:46:23     76s] Reading netlist ...
[06/19 15:46:23     76s] Backslashed names will retain backslash and a trailing blank character.
[06/19 15:46:23     76s] Reading verilog netlist 'dadda_netlist.v'
[06/19 15:46:23     76s] 
[06/19 15:46:23     76s] *** Memory Usage v#1 (Current mem = 797.973M, initial mem = 284.301M) ***
[06/19 15:46:23     76s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=798.0M) ***
[06/19 15:46:23     76s] #% End Load netlist data ... (date=06/19 15:46:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=684.2M, current mem=684.2M)
[06/19 15:46:23     76s] Top level cell is dadda.
[06/19 15:46:23     76s] Hooked 462 DB cells to tlib cells.
[06/19 15:46:23     76s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=691.6M, current mem=691.6M)
[06/19 15:46:23     76s] Starting recursive module instantiation check.
[06/19 15:46:23     76s] No recursion found.
[06/19 15:46:23     76s] Building hierarchical netlist for Cell dadda ...
[06/19 15:46:23     76s] *** Netlist is unique.
[06/19 15:46:23     76s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[06/19 15:46:23     76s] ** info: there are 554 modules.
[06/19 15:46:23     76s] ** info: there are 140 stdCell insts.
[06/19 15:46:23     76s] 
[06/19 15:46:23     76s] *** Memory Usage v#1 (Current mem = 842.398M, initial mem = 284.301M) ***
[06/19 15:46:23     76s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/19 15:46:23     76s] Type 'man IMPFP-3961' for more detail.
[06/19 15:46:23     76s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/19 15:46:23     76s] Type 'man IMPFP-3961' for more detail.
[06/19 15:46:23     76s] Horizontal Layer M1 offset = 560 (derived)
[06/19 15:46:23     76s] Vertical Layer M2 offset = 660 (derived)
[06/19 15:46:23     76s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[06/19 15:46:23     76s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[06/19 15:46:23     76s] Set Default Net Delay as 1000 ps.
[06/19 15:46:23     76s] Set Default Net Load as 0.5 pF. 
[06/19 15:46:23     76s] Set Default Input Pin Transition as 0.1 ps.
[06/19 15:46:24     76s] Extraction setup Started 
[06/19 15:46:24     76s] Initializing multi-corner RC extraction with 6 active RC Corners ...
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) capacitance scaling factor 1.2 for corner corner_worst_CMAX is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) coupling capacitance scaling factor 1.2 for corner corner_worst_CMAX is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) resistance scaling factor 1.2 for corner corner_worst_RCMAX is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) capacitance scaling factor 1.2 for corner corner_worst_RCMAX is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) coupling capacitance scaling factor 1.2 for corner corner_worst_RCMAX is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) resistance scaling factor 1.2 for corner corner_worst_RMAX is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) capacitance scaling factor 0.8 for corner corner_worst_CMIN is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) coupling capacitance scaling factor 0.8 for corner corner_worst_CMIN is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) resistance scaling factor 0.8 for corner corner_worst_RCMIN is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) capacitance scaling factor 0.8 for corner corner_worst_RCMIN is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) coupling capacitance scaling factor 0.8 for corner corner_worst_RCMIN is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-3570):	PostRoute (EffortLevel high) resistance scaling factor 0.8 for corner corner_worst_RMIN is different than the expected 1.0 to match signoff Quantus QRC. Check that it is intended.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2773' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2773' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2773' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2773' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2776' for more detail.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/19 15:46:24     76s] **WARN: (EMS-27):	Message (IMPEXT-2766) has exceeded the current message display limit of 20.
[06/19 15:46:24     76s] To increase the message display limit, refer to the product command reference manual.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2773' for more detail.
[06/19 15:46:24     76s] **WARN: (EMS-27):	Message (IMPEXT-2776) has exceeded the current message display limit of 20.
[06/19 15:46:24     76s] To increase the message display limit, refer to the product command reference manual.
[06/19 15:46:24     76s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/19 15:46:24     76s] Type 'man IMPEXT-2773' for more detail.
[06/19 15:46:24     76s] Summary of Active RC-Corners : 
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_slow_CMAX
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_CMAX
[06/19 15:46:24     76s]     RC-Corner Index       : 0
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 1
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 1.2
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 1
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 1.2	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 1.2 {1.2 1.2 1.2} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_fast_CMAX
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_CMAX
[06/19 15:46:24     76s]     RC-Corner Index       : 0
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 1
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 1.2
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 1
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 1.2	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 1.2 {1.2 1.2 1.2} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_slow_RCMAX
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_RCMAX
[06/19 15:46:24     76s]     RC-Corner Index       : 1
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 1.2
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 1.2
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 1.2
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 1.2	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 1.2 {1.2 1.2 1.2} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 1.2 {1.2 1.2 1.2} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_fast_RCMAX
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_RCMAX
[06/19 15:46:24     76s]     RC-Corner Index       : 1
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 1.2
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 1.2
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 1.2
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 1.2	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 1.2 {1.2 1.2 1.2} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 1.2 {1.2 1.2 1.2} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_slow_RMAX
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_RMAX
[06/19 15:46:24     76s]     RC-Corner Index       : 2
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 1.2
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 1
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 1.2
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 1.2 {1.2 1.2 1.2} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_fast_RMAX
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_RMAX
[06/19 15:46:24     76s]     RC-Corner Index       : 2
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 1.2
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 1
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 1.2 {1.2 1.2 1.2}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 1.2
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 1.2 {1.2 1.2 1.2} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_slow_CMIN
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_CMIN
[06/19 15:46:24     76s]     RC-Corner Index       : 3
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 1
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 0.8
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 1
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 0.8	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 0.8 {0.8 0.8 0.8} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_fast_CMIN
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_CMIN
[06/19 15:46:24     76s]     RC-Corner Index       : 3
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 1
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 0.8
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 1
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 0.8	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 0.8 {0.8 0.8 0.8} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_slow_RCMIN
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_RCMIN
[06/19 15:46:24     76s]     RC-Corner Index       : 4
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 0.8
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 0.8
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 0.8
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 0.8	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 0.8 {0.8 0.8 0.8} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 0.8 {0.8 0.8 0.8} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_fast_RCMIN
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_RCMIN
[06/19 15:46:24     76s]     RC-Corner Index       : 4
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 0.8
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 0.8
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 0.8
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 0.8	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 0.8 {0.8 0.8 0.8} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 0.8 {0.8 0.8 0.8} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_slow_RMIN
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_RMIN
[06/19 15:46:24     76s]     RC-Corner Index       : 5
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 0.8
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 1
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 0.8
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 0.8 {0.8 0.8 0.8} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s]  
[06/19 15:46:24     76s]  Analysis View: func_fast_RMIN
[06/19 15:46:24     76s]     RC-Corner Name        : corner_worst_RMIN
[06/19 15:46:24     76s]     RC-Corner Index       : 5
[06/19 15:46:24     76s]     RC-Corner Temperature : 25 Celsius
[06/19 15:46:24     76s]     RC-Corner Cap Table   : ''
[06/19 15:46:24     76s]     RC-Corner PreRoute Res Factor         : 0.8
[06/19 15:46:24     76s]     RC-Corner PreRoute Cap Factor         : 1
[06/19 15:46:24     76s]     RC-Corner PostRoute Res Factor        : 0.8 {0.8 0.8 0.8}
[06/19 15:46:24     76s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Res Factor   : 0.8
[06/19 15:46:24     76s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/19 15:46:24     76s]     RC-Corner PostRoute Clock Res Factor  : 0.8 {0.8 0.8 0.8} 	[Derived from postRoute_res (effortLevel low)]
[06/19 15:46:24     76s] LayerId::1 widthSet size::1
[06/19 15:46:24     76s] LayerId::2 widthSet size::1
[06/19 15:46:24     76s] LayerId::3 widthSet size::1
[06/19 15:46:24     76s] LayerId::4 widthSet size::1
[06/19 15:46:24     76s] LayerId::5 widthSet size::1
[06/19 15:46:24     76s] LayerId::6 widthSet size::1
[06/19 15:46:24     76s] Updating RC grid for preRoute extraction ...
[06/19 15:46:24     76s] eee: pegSigSF::1.070000
[06/19 15:46:24     76s] Initializing multi-corner resistance tables ...
[06/19 15:46:24     76s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/19 15:46:24     76s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/19 15:46:24     76s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/19 15:46:24     76s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/19 15:46:24     76s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/19 15:46:24     76s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[06/19 15:46:24     76s] **Info: Trial Route has Max Route Layer 15/6.
[06/19 15:46:24     76s] {RT corner_worst_RCMAX 0 6 6 {5 0} 1}
[06/19 15:46:24     76s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[06/19 15:46:24     76s] *Info: initialize multi-corner CTS.
[06/19 15:46:24     76s] Reading libset_fast timing library '/home/citd/Rohith1/dadda_pjt/lib/fast.lib' ...
[06/19 15:46:24     76s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/citd/Rohith1/dadda_pjt/lib/fast.lib)
[06/19 15:46:24     76s] Read 462 cells in library 'tsmc18' 
[06/19 15:46:24     76s] Ignored 8 cells in library 'tsmc18' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
[06/19 15:46:24     76s] Ending "SetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=917.3M, current mem=710.4M)
[06/19 15:46:24     76s] Reading timing constraints file './right.sdc' ...
[06/19 15:46:24     76s] Current (total cpu=0:01:17, real=0:07:46, peak res=941.9M, current mem=941.9M)
[06/19 15:46:24     76s] INFO (CTE): Constraints read successfully.
[06/19 15:46:24     76s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=950.5M, current mem=950.5M)
[06/19 15:46:24     76s] Current (total cpu=0:01:17, real=0:07:46, peak res=950.5M, current mem=950.5M)
[06/19 15:46:24     76s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/19 15:46:24     76s] 
[06/19 15:46:24     76s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[06/19 15:46:24     77s] Summary for sequential cells identification: 
[06/19 15:46:24     77s]   Identified SBFF number: 116
[06/19 15:46:24     77s]   Identified MBFF number: 0
[06/19 15:46:24     77s]   Identified SB Latch number: 0
[06/19 15:46:24     77s]   Identified MB Latch number: 0
[06/19 15:46:24     77s]   Not identified SBFF number: 24
[06/19 15:46:24     77s]   Not identified MBFF number: 0
[06/19 15:46:24     77s]   Not identified SB Latch number: 0
[06/19 15:46:24     77s]   Not identified MB Latch number: 0
[06/19 15:46:24     77s]   Number of sequential cells which are not FFs: 38
[06/19 15:46:24     77s] Total number of combinational cells: 266
[06/19 15:46:24     77s] Total number of sequential cells: 178
[06/19 15:46:24     77s] Total number of tristate cells: 18
[06/19 15:46:24     77s] Total number of level shifter cells: 0
[06/19 15:46:24     77s] Total number of power gating cells: 0
[06/19 15:46:24     77s] Total number of isolation cells: 0
[06/19 15:46:24     77s] Total number of power switch cells: 0
[06/19 15:46:24     77s] Total number of pulse generator cells: 0
[06/19 15:46:24     77s] Total number of always on buffers: 0
[06/19 15:46:24     77s] Total number of retention cells: 0
[06/19 15:46:24     77s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[06/19 15:46:24     77s] Total number of usable buffers: 18
[06/19 15:46:24     77s] List of unusable buffers:
[06/19 15:46:24     77s] Total number of unusable buffers: 0
[06/19 15:46:24     77s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[06/19 15:46:24     77s] Total number of usable inverters: 18
[06/19 15:46:24     77s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[06/19 15:46:24     77s] Total number of unusable inverters: 3
[06/19 15:46:24     77s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[06/19 15:46:24     77s] Total number of identified usable delay cells: 4
[06/19 15:46:24     77s] List of identified unusable delay cells:
[06/19 15:46:24     77s] Total number of identified unusable delay cells: 0
[06/19 15:46:24     77s] 
[06/19 15:46:24     77s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[06/19 15:46:24     77s] 
[06/19 15:46:24     77s] TimeStamp Deleting Cell Server Begin ...
[06/19 15:46:24     77s] 
[06/19 15:46:24     77s] TimeStamp Deleting Cell Server End ...
[06/19 15:46:24     77s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=980.4M, current mem=980.4M)
[06/19 15:46:24     77s] 
[06/19 15:46:24     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/19 15:46:24     77s] Summary for sequential cells identification: 
[06/19 15:46:24     77s]   Identified SBFF number: 116
[06/19 15:46:24     77s]   Identified MBFF number: 0
[06/19 15:46:24     77s]   Identified SB Latch number: 0
[06/19 15:46:24     77s]   Identified MB Latch number: 0
[06/19 15:46:24     77s]   Not identified SBFF number: 24
[06/19 15:46:24     77s]   Not identified MBFF number: 0
[06/19 15:46:24     77s]   Not identified SB Latch number: 0
[06/19 15:46:24     77s]   Not identified MB Latch number: 0
[06/19 15:46:24     77s]   Number of sequential cells which are not FFs: 38
[06/19 15:46:24     77s]  Visiting view : func_slow_CMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 53.40 (1.000) with rcCorner = 0
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_CMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_RCMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 53.40 (1.000) with rcCorner = 1
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_RCMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 1
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_RMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 2
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_RMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000) with rcCorner = 2
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_CMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = 3
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_CMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 24.70 (1.000) with rcCorner = 3
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_RCMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = 4
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_RCMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 24.70 (1.000) with rcCorner = 4
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_RMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 5
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_RMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000) with rcCorner = 5
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_CMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 53.40 (1.000) with rcCorner = 0
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_CMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_RCMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 53.40 (1.000) with rcCorner = 1
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_RCMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 1
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_RMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 2
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_RMAX
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000) with rcCorner = 2
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_CMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = 3
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_CMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 24.70 (1.000) with rcCorner = 3
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_RCMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 51.30 (1.000) with rcCorner = 4
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_RCMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 24.70 (1.000) with rcCorner = 4
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_slow_RMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000) with rcCorner = 5
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 46.10 (1.000) with rcCorner = -1
[06/19 15:46:24     77s]  Visiting view : func_fast_RMIN
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000) with rcCorner = 5
[06/19 15:46:24     77s]    : PowerDomain = none : Weighted F : unweighted  = 22.60 (1.000) with rcCorner = -1
[06/19 15:46:24     77s] TLC MultiMap info (StdDelay):
[06/19 15:46:24     77s]   : delay_corner_fast_RMIN + libset_fast + 1 + no RcCorner := 22.6ps
[06/19 15:46:24     77s]   : delay_corner_fast_RMIN + libset_fast + 1 + corner_worst_RMIN := 25.3ps
[06/19 15:46:24     77s]   : delay_corner_slow_RMIN + libset_slow + 1 + no RcCorner := 46.1ps
[06/19 15:46:24     77s]   : delay_corner_fast_RCMIN + libset_fast + 1 + corner_worst_RCMIN := 24.7ps
[06/19 15:46:24     77s]   : delay_corner_slow_RMIN + libset_slow + 1 + corner_worst_RMIN := 52.4ps
[06/19 15:46:24     77s]   : delay_corner_fast_CMIN + libset_fast + 1 + no RcCorner := 22.6ps
[06/19 15:46:24     77s]   : delay_corner_slow_RMAX + libset_slow + 1 + no RcCorner := 46.1ps
[06/19 15:46:24     77s]   : delay_corner_slow_CMIN + libset_slow + 1 + corner_worst_CMIN := 51.3ps
[06/19 15:46:24     77s]   : delay_corner_fast_RCMIN + libset_fast + 1 + no RcCorner := 22.6ps
[06/19 15:46:24     77s]   : delay_corner_slow_RMAX + libset_slow + 1 + corner_worst_RMAX := 52.4ps
[06/19 15:46:24     77s]   : delay_corner_fast_RCMAX + libset_fast + 1 + no RcCorner := 22.6ps
[06/19 15:46:24     77s]   : delay_corner_slow_CMIN + libset_slow + 1 + no RcCorner := 46.1ps
[06/19 15:46:24     77s]   : delay_corner_fast_RMAX + libset_fast + 1 + corner_worst_RMAX := 25.3ps
[06/19 15:46:24     77s]   : delay_corner_fast_RCMAX + libset_fast + 1 + corner_worst_RCMAX := 25.8ps
[06/19 15:46:24     77s]   : delay_corner_slow_RCMAX + libset_slow + 1 + corner_worst_RCMAX := 53.4ps
[06/19 15:46:24     77s]   : delay_corner_fast_CMAX + libset_fast + 1 + no RcCorner := 22.6ps
[06/19 15:46:24     77s]   : delay_corner_slow_RCMAX + libset_slow + 1 + no RcCorner := 46.1ps
[06/19 15:46:24     77s]   : delay_corner_fast_CMAX + libset_fast + 1 + corner_worst_CMAX := 25.8ps
[06/19 15:46:24     77s]   : delay_corner_fast_RMAX + libset_fast + 1 + no RcCorner := 22.6ps
[06/19 15:46:24     77s]   : delay_corner_slow_RCMIN + libset_slow + 1 + no RcCorner := 46.1ps
[06/19 15:46:24     77s]   : delay_corner_slow_RCMIN + libset_slow + 1 + corner_worst_RCMIN := 51.3ps
[06/19 15:46:24     77s]   : delay_corner_slow_CMAX + libset_slow + 1 + no RcCorner := 46.1ps
[06/19 15:46:24     77s]   : delay_corner_slow_CMAX + libset_slow + 1 + corner_worst_CMAX := 53.4ps
[06/19 15:46:24     77s]   : delay_corner_fast_CMIN + libset_fast + 1 + corner_worst_CMIN := 24.7ps
[06/19 15:46:24     77s]  Setting StdDelay to: 53.4ps
[06/19 15:46:24     77s] 
[06/19 15:46:24     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/19 15:46:24     77s] 
[06/19 15:46:24     77s] *** Summary of all messages that are not suppressed in this session:
[06/19 15:46:24     77s] Severity  ID               Count  Summary                                  
[06/19 15:46:24     77s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/19 15:46:24     77s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/19 15:46:24     77s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/19 15:46:24     77s] WARNING   IMPEXT-2766         36  The sheet resistance for layer %s is not...
[06/19 15:46:24     77s] WARNING   IMPEXT-2773          6  The via resistance between layers %s and...
[06/19 15:46:24     77s] WARNING   IMPEXT-2776         30  The via resistance between layers %s and...
[06/19 15:46:24     77s] WARNING   IMPEXT-3570         12  PostRoute (EffortLevel high) %s scaling ...
[06/19 15:46:24     77s] WARNING   IMPVL-159          924  Pin '%s' of cell '%s' is defined in LEF ...
[06/19 15:46:24     77s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[06/19 15:46:24     77s] ERROR     TCLCMD-994          48  Can not find '%s' object with the name '...
[06/19 15:46:24     77s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[06/19 15:46:24     77s] *** Message Summary: 1072 warning(s), 48 error(s)
[06/19 15:46:24     77s] 
[06/19 15:49:10    104s] <CMD> getIoFlowFlag
[06/19 15:49:44    108s] <CMD> setIoFlowFlag 0
[06/19 15:49:44    108s] <CMD> floorPlan -site tsm3site -r 1 0.6 5 5 5 5
[06/19 15:49:44    108s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/19 15:49:44    108s] Type 'man IMPFP-3961' for more detail.
[06/19 15:49:44    108s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/19 15:49:44    108s] Type 'man IMPFP-3961' for more detail.
[06/19 15:49:44    108s] Horizontal Layer M1 offset = 560 (derived)
[06/19 15:49:44    108s] Vertical Layer M2 offset = 660 (derived)
[06/19 15:49:44    108s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[06/19 15:49:44    108s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[06/19 15:49:44    108s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/19 15:49:44    108s] <CMD> uiSetTool select
[06/19 15:49:44    108s] <CMD> getIoFlowFlag
[06/19 15:49:44    108s] <CMD> fit
[06/19 15:49:48    109s] <CMD> setIoFlowFlag 0
[06/19 15:49:48    109s] <CMD> floorPlan -site tsm3site -r 0.895297805643 0.599189 5.28 5.04 5.28 5.04
[06/19 15:49:48    109s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/19 15:49:48    109s] Type 'man IMPFP-3961' for more detail.
[06/19 15:49:48    109s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/19 15:49:48    109s] Type 'man IMPFP-3961' for more detail.
[06/19 15:49:48    109s] Horizontal Layer M1 offset = 560 (derived)
[06/19 15:49:48    109s] Vertical Layer M2 offset = 660 (derived)
[06/19 15:49:48    109s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[06/19 15:49:48    109s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[06/19 15:49:48    109s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/19 15:49:48    109s] <CMD> uiSetTool select
[06/19 15:49:48    109s] <CMD> getIoFlowFlag
[06/19 15:49:48    109s] <CMD> fit
[06/19 15:49:55    110s] <CMD> getIoFlowFlag
[06/19 15:50:39    116s] <CMD> setIoFlowFlag 0
[06/19 15:50:39    116s] <CMD> floorPlan -site tsm3site -r 1 0.6 5 5 5 5
[06/19 15:50:39    116s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/19 15:50:39    116s] Type 'man IMPFP-3961' for more detail.
[06/19 15:50:39    116s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/19 15:50:39    116s] Type 'man IMPFP-3961' for more detail.
[06/19 15:50:39    116s] Horizontal Layer M1 offset = 560 (derived)
[06/19 15:50:39    116s] Vertical Layer M2 offset = 660 (derived)
[06/19 15:50:39    116s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[06/19 15:50:39    116s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[06/19 15:50:39    116s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/19 15:50:39    116s] <CMD> uiSetTool select
[06/19 15:50:39    116s] <CMD> getIoFlowFlag
[06/19 15:50:39    116s] <CMD> fit
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingOffset 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingThreshold 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingLayers {}
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingOffset 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingThreshold 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingLayers {}
[06/19 15:51:00    119s] <CMD> set sprCreateIeStripeWidth 10.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeStripeWidth 10.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingOffset 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingThreshold 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeRingLayers {}
[06/19 15:51:00    119s] <CMD> set sprCreateIeStripeWidth 10.0
[06/19 15:51:00    119s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/19 15:51:44    126s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/19 15:51:44    126s] The ring targets are set to core/block ring wires.
[06/19 15:51:44    126s] addRing command will consider rows while creating rings.
[06/19 15:51:44    126s] addRing command will disallow rings to go over rows.
[06/19 15:51:44    126s] addRing command will ignore shorts while creating rings.
[06/19 15:51:44    126s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal6 right Metal6} -width {top 1 bottom 1 left 1 right 1} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/19 15:51:44    126s] 
[06/19 15:51:44    126s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1184.5M)
[06/19 15:51:44    126s] Ring generation is complete.
[06/19 15:51:44    126s] vias are now being generated.
[06/19 15:51:44    126s] addRing created 8 wires.
[06/19 15:51:44    126s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/19 15:51:44    126s] +--------+----------------+----------------+
[06/19 15:51:44    126s] |  Layer |     Created    |     Deleted    |
[06/19 15:51:44    126s] +--------+----------------+----------------+
[06/19 15:51:44    126s] | Metal5 |        4       |       NA       |
[06/19 15:51:44    126s] |  Via56 |        8       |        0       |
[06/19 15:51:44    126s] | Metal6 |        4       |       NA       |
[06/19 15:51:44    126s] +--------+----------------+----------------+
[06/19 15:51:55    127s] <CMD> getIoFlowFlag
[06/19 15:52:46    135s] <CMD> clearGlobalNets
[06/19 15:52:46    135s] <CMD> globalNetConnect VSS -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'AOI2BB1X2' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'AND2X1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'ADDHXL' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'ADDFX2' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'AND2X2' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'OAI2BB2XL' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'INVX1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'OAI21XL' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'NAND2XL' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'AOI2BB1XL' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'MX2X2' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'XOR2X2' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:52:46    135s] <CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
[06/19 15:52:46    135s] <CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r1/g26__2398 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r1/g26__2398 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r1/g27__5107 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r1/g27__5107 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r2/g26__6260 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r2/g26__6260 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r3/g72__4319 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r3/g72__4319 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r4/g26__8428 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r4/g26__8428 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r5/g72__5526 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r5/g72__5526 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r6/g72__6783 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r6/g72__6783 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r7/g26__3680 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r7/g26__3680 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r8/g72__1617 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r8/g72__1617 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r9/g72__2802 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r9/g72__2802 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r10/g72__1705 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r10/g72__1705 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r11/g72__5122 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r11/g72__5122 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r12/g72__8246 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r12/g72__8246 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r13/g26__7098 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r13/g26__7098 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r14/g72__6131 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r14/g72__6131 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r15/g72__1881 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r15/g72__1881 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r16/g26__5115 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r16/g26__5115 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r17/g72__7482 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r17/g72__7482 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r18/g72__4733 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r18/g72__4733 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r19/g72__6161 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r19/g72__6161 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r20/g72__9315 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r20/g72__9315 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r21/g72__9945 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r21/g72__9945 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r22/g72__2883 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r22/g72__2883 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r23/g26__2346 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r23/g26__2346 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r24/g72__1666 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r24/g72__1666 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r25/g72__7410 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r25/g72__7410 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r26/g72__6417 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r26/g72__6417 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r27/g72__5477 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r27/g72__5477 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r28/g72__2398 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r28/g72__2398 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r29/g72__5107 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r29/g72__5107 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r30/g72__6260 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r30/g72__6260 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r31/g72__4319 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r31/g72__4319 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/r32/g72__8428 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/r32/g72__8428 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g361__5526 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g361__5526 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g362__6783 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g362__6783 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g363__3680 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g363__3680 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g364__1617 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g364__1617 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g365__2802 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g365__2802 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g366__1705 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g366__1705 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g367__5122 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g367__5122 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g368__8246 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g368__8246 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g369__7098 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g369__7098 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g370__6131 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g370__6131 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g371__1881 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g371__1881 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g372__5115 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g372__5115 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g373__7482 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g373__7482 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g374__4733 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g374__4733 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g375__6161 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g375__6161 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g376__9315 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g376__9315 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g377__9945 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g377__9945 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g378__2883 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g378__2883 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g379__2346 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g379__2346 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g380__1666 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g380__1666 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g381__7410 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g381__7410 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g382__6417 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g382__6417 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g383__5477 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g383__5477 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g384__2398 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g384__2398 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g385__5107 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g385__5107 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g386__6260 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g386__6260 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g387__4319 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g387__4319 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g388__8428 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g388__8428 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g389__5526 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g389__5526 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g390__6783 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g390__6783 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g391__3680 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g391__3680 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g392__1617 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g392__1617 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g393__2802 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g393__2802 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g394__1705 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g394__1705 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g395__5122 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g395__5122 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a1/g396__8246 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a1/g396__8246 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m1/g26__7098 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m1/g26__7098 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m2/g72__6131 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m2/g72__6131 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m3/g26__1881 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m3/g26__1881 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m4/g26__5115 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m4/g26__5115 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m5/g26__7482 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m5/g26__7482 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m6/g26__4733 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m6/g26__4733 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m7/g72__6161 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m7/g72__6161 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m8/g26__9315 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m8/g26__9315 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m9/g72__9945 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m9/g72__9945 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m10/g72__2883 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m10/g72__2883 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m11/g72__2346 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m11/g72__2346 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m12/g72__1666 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m12/g72__1666 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m13/g72__7410 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m13/g72__7410 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m14/g72__6417 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m14/g72__6417 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m15/g72__5477 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m15/g72__5477 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m16/g72__2398 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m16/g72__2398 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m17/g72__5107 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m17/g72__5107 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m18/g72__6260 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m18/g72__6260 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m19/g72__4319 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m19/g72__4319 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m20/g72__8428 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m20/g72__8428 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m21/g72__5526 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m21/g72__5526 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m22/g72__6783 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m22/g72__6783 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m23/g72__3680 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m23/g72__3680 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m24/g72__1617 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m24/g72__1617 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m25/g72__2802 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m25/g72__2802 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/m26/g72__1705 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/m26/g72__1705 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g281__5122 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g281__5122 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g282__8246 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g282__8246 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g283__7098 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g283__7098 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g284__6131 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g284__6131 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g285__1881 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g285__1881 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g286__5115 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g286__5115 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g287__7482 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g287__7482 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g288__4733 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g288__4733 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g289__6161 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g289__6161 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g290__9315 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g290__9315 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g291__9945 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g291__9945 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g292__2883 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g292__2883 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g293__2346 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g293__2346 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g294__1666 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g294__1666 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g295__7410 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g295__7410 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g296__6417 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g296__6417 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g297__5477 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g297__5477 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g298__2398 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g298__2398 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g299__5107 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g299__5107 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g300__6260 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g300__6260 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g301__4319 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g301__4319 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g302__8428 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g302__8428 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g303__5526 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g303__5526 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g304__6783 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g304__6783 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g305__3680 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g305__3680 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g306__1617 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g306__1617 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g307__2802 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g307__2802 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst a2/g308__1705 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst a2/g308__1705 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x1/a1/g26__5122 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x1/a1/g26__5122 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x1/a1/g27__8246 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x1/a1/g27__8246 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x1/a2/g72__7098 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x1/a2/g72__7098 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x1/a3/g72__6131 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x1/a3/g72__6131 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x2/g91__1881 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x2/g91__1881 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x2/g92 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x2/g92 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x2/g93__5115 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x2/g93__5115 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x2/g94__7482 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x2/g94__7482 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x2/g95__4733 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x2/g95__4733 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x2/g96__6161 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x2/g96__6161 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x2/g97__9315 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x2/g97__9315 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst x2/g98__9945 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst x2/g98__9945 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst g117__2883 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst g117__2883 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst g118__2346 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst g118__2346 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst g119__1666 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst g119__1666 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst g120__7410 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst g120__7410 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VSS of inst g2__6417 is not connect to global special net.
[06/19 15:52:47    135s] Warning: pg term VDD of inst g2__6417 is not connect to global special net.
[06/19 15:53:15    139s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/19 15:53:15    139s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[06/19 15:53:15    139s] *** Begin SPECIAL ROUTE on Wed Jun 19 15:53:15 2024 ***
[06/19 15:53:15    139s] SPECIAL ROUTE ran on directory: /home/citd/Rohith1/dadda_pjt
[06/19 15:53:15    139s] SPECIAL ROUTE ran on machine: cadence_51 (Linux 3.10.0-1160.el7.x86_64 Xeon 2.11Ghz)
[06/19 15:53:15    139s] 
[06/19 15:53:15    139s] Begin option processing ...
[06/19 15:53:15    139s] srouteConnectPowerBump set to false
[06/19 15:53:15    139s] routeSelectNet set to "VDD VSS"
[06/19 15:53:15    139s] routeSpecial set to true
[06/19 15:53:15    139s] srouteBlockPin set to "useLef"
[06/19 15:53:15    139s] srouteBottomLayerLimit set to 1
[06/19 15:53:15    139s] srouteBottomTargetLayerLimit set to 1
[06/19 15:53:15    139s] srouteConnectConverterPin set to false
[06/19 15:53:15    139s] srouteCrossoverViaBottomLayer set to 1
[06/19 15:53:15    139s] srouteCrossoverViaTopLayer set to 6
[06/19 15:53:15    139s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/19 15:53:15    139s] srouteFollowCorePinEnd set to 3
[06/19 15:53:15    139s] srouteJogControl set to "preferWithChanges differentLayer"
[06/19 15:53:15    139s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/19 15:53:15    139s] sroutePadPinAllPorts set to true
[06/19 15:53:15    139s] sroutePreserveExistingRoutes set to true
[06/19 15:53:15    139s] srouteRoutePowerBarPortOnBothDir set to true
[06/19 15:53:15    139s] srouteStopBlockPin set to "nearestTarget"
[06/19 15:53:15    139s] srouteTopLayerLimit set to 6
[06/19 15:53:15    139s] srouteTopTargetLayerLimit set to 6
[06/19 15:53:15    139s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2313.00 megs.
[06/19 15:53:15    139s] 
[06/19 15:53:15    139s] Reading DB technology information...
[06/19 15:53:15    139s] Finished reading DB technology information.
[06/19 15:53:15    139s] Reading floorplan and netlist information...
[06/19 15:53:15    139s] Finished reading floorplan and netlist information.
[06/19 15:53:15    139s] Read in 12 layers, 6 routing layers, 1 overlap layer
[06/19 15:53:15    139s] Read in 471 macros, 14 used
[06/19 15:53:15    139s] Read in 12 components
[06/19 15:53:15    139s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[06/19 15:53:15    139s] Read in 32 logical pins
[06/19 15:53:15    139s] Read in 32 nets
[06/19 15:53:15    139s] Read in 2 special nets, 2 routed
[06/19 15:53:15    139s] 2 nets selected.
[06/19 15:53:15    139s] 
[06/19 15:53:15    139s] Begin power routing ...
[06/19 15:53:15    139s] #create default rule from bind_ndr_rule rule=0x7f3165aebd40 0x7f31484b0018
[06/19 15:53:15    139s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[06/19 15:53:21    139s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[06/19 15:53:21    139s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/19 15:53:21    139s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/19 15:53:21    139s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/19 15:53:21    139s] Type 'man IMPSR-1256' for more detail.
[06/19 15:53:21    139s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/19 15:53:21    139s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[06/19 15:53:21    139s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/19 15:53:21    139s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/19 15:53:21    139s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/19 15:53:21    139s] Type 'man IMPSR-1256' for more detail.
[06/19 15:53:21    139s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/19 15:53:21    139s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/19 15:53:21    139s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:21    139s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/19 15:53:21    139s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:21    139s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/19 15:53:21    139s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:21    139s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/19 15:53:21    139s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:21    139s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/19 15:53:21    139s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:21    139s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/19 15:53:21    139s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:21    139s] CPU time for FollowPin 0 seconds
[06/19 15:53:21    139s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/19 15:53:21    139s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:21    139s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/19 15:53:21    139s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:21    139s] CPU time for FollowPin 0 seconds
[06/19 15:53:21    139s]   Number of IO ports routed: 0
[06/19 15:53:21    139s]   Number of Block ports routed: 0
[06/19 15:53:21    139s]   Number of Stripe ports routed: 0
[06/19 15:53:21    139s]   Number of Core ports routed: 36
[06/19 15:53:21    139s]   Number of Pad ports routed: 0
[06/19 15:53:21    139s]   Number of Power Bump ports routed: 0
[06/19 15:53:21    139s]   Number of Followpin connections: 18
[06/19 15:53:21    139s] End power routing: cpu: 0:00:00, real: 0:00:06, peak: 2373.00 megs.
[06/19 15:53:21    139s] 
[06/19 15:53:21    139s] 
[06/19 15:53:21    139s] 
[06/19 15:53:21    139s]  Begin updating DB with routing results ...
[06/19 15:53:21    139s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/19 15:53:21    139s] Pin and blockage extraction finished
[06/19 15:53:21    139s] 
[06/19 15:53:21    139s] sroute created 54 wires.
[06/19 15:53:21    139s] ViaGen created 180 vias, deleted 0 via to avoid violation.
[06/19 15:53:21    139s] +--------+----------------+----------------+
[06/19 15:53:21    139s] |  Layer |     Created    |     Deleted    |
[06/19 15:53:21    139s] +--------+----------------+----------------+
[06/19 15:53:21    139s] | Metal1 |       54       |       NA       |
[06/19 15:53:21    139s] |  Via12 |       36       |        0       |
[06/19 15:53:21    139s] |  Via23 |       36       |        0       |
[06/19 15:53:21    139s] |  Via34 |       36       |        0       |
[06/19 15:53:21    139s] |  Via45 |       36       |        0       |
[06/19 15:53:21    139s] |  Via56 |       36       |        0       |
[06/19 15:53:21    139s] +--------+----------------+----------------+
[06/19 15:53:24    140s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/19 15:53:24    140s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[06/19 15:53:24    140s] *** Begin SPECIAL ROUTE on Wed Jun 19 15:53:24 2024 ***
[06/19 15:53:24    140s] SPECIAL ROUTE ran on directory: /home/citd/Rohith1/dadda_pjt
[06/19 15:53:24    140s] SPECIAL ROUTE ran on machine: cadence_51 (Linux 3.10.0-1160.el7.x86_64 Xeon 1.67Ghz)
[06/19 15:53:24    140s] 
[06/19 15:53:24    140s] Begin option processing ...
[06/19 15:53:24    140s] srouteConnectPowerBump set to false
[06/19 15:53:24    140s] routeSelectNet set to "VDD VSS"
[06/19 15:53:24    140s] routeSpecial set to true
[06/19 15:53:24    140s] srouteBlockPin set to "useLef"
[06/19 15:53:24    140s] srouteBottomLayerLimit set to 1
[06/19 15:53:24    140s] srouteBottomTargetLayerLimit set to 1
[06/19 15:53:24    140s] srouteConnectConverterPin set to false
[06/19 15:53:24    140s] srouteCrossoverViaBottomLayer set to 1
[06/19 15:53:24    140s] srouteCrossoverViaTopLayer set to 6
[06/19 15:53:24    140s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/19 15:53:24    140s] srouteFollowCorePinEnd set to 3
[06/19 15:53:24    140s] srouteJogControl set to "preferWithChanges differentLayer"
[06/19 15:53:24    140s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/19 15:53:24    140s] sroutePadPinAllPorts set to true
[06/19 15:53:24    140s] sroutePreserveExistingRoutes set to true
[06/19 15:53:24    140s] srouteRoutePowerBarPortOnBothDir set to true
[06/19 15:53:24    140s] srouteStopBlockPin set to "nearestTarget"
[06/19 15:53:24    140s] srouteTopLayerLimit set to 6
[06/19 15:53:24    140s] srouteTopTargetLayerLimit set to 6
[06/19 15:53:24    140s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2373.00 megs.
[06/19 15:53:24    140s] 
[06/19 15:53:24    140s] Reading DB technology information...
[06/19 15:53:24    140s] Finished reading DB technology information.
[06/19 15:53:24    140s] Reading floorplan and netlist information...
[06/19 15:53:24    140s] Finished reading floorplan and netlist information.
[06/19 15:53:24    140s] Read in 12 layers, 6 routing layers, 1 overlap layer
[06/19 15:53:24    140s] Read in 471 macros, 14 used
[06/19 15:53:24    140s] Read in 12 components
[06/19 15:53:24    140s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[06/19 15:53:24    140s] Read in 32 logical pins
[06/19 15:53:24    140s] Read in 32 nets
[06/19 15:53:24    140s] Read in 2 special nets, 2 routed
[06/19 15:53:24    140s] 2 nets selected.
[06/19 15:53:24    140s] 
[06/19 15:53:24    140s] Begin power routing ...
[06/19 15:53:24    140s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[06/19 15:53:24    140s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/19 15:53:24    140s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/19 15:53:24    140s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/19 15:53:24    140s] Type 'man IMPSR-1256' for more detail.
[06/19 15:53:24    140s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/19 15:53:24    140s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[06/19 15:53:24    140s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/19 15:53:24    140s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/19 15:53:24    140s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/19 15:53:24    140s] Type 'man IMPSR-1256' for more detail.
[06/19 15:53:24    140s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/19 15:53:24    140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/19 15:53:24    140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:24    140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/19 15:53:24    140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:24    140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/19 15:53:24    140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:24    140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/19 15:53:24    140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:24    140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/19 15:53:24    140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:24    140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/19 15:53:24    140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:24    140s] CPU time for FollowPin 0 seconds
[06/19 15:53:24    140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/19 15:53:24    140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:24    140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/19 15:53:24    140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/19 15:53:24    140s] CPU time for FollowPin 0 seconds
[06/19 15:53:24    140s]   Number of IO ports routed: 0
[06/19 15:53:24    140s]   Number of Block ports routed: 0
[06/19 15:53:24    140s]   Number of Stripe ports routed: 0
[06/19 15:53:24    140s]   Number of Core ports routed: 0
[06/19 15:53:24    140s]   Number of Pad ports routed: 0
[06/19 15:53:24    140s]   Number of Power Bump ports routed: 0
[06/19 15:53:24    140s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2375.00 megs.
[06/19 15:53:24    140s] 
[06/19 15:53:24    140s] 
[06/19 15:53:24    140s] 
[06/19 15:53:24    140s]  Begin updating DB with routing results ...
[06/19 15:53:24    140s]  Updating DB with 0 via definition ...
[06/19 15:53:24    140s] sroute created 0 wire.
[06/19 15:53:24    140s] ViaGen created 0 via, deleted 0 via to avoid violation.
[06/19 15:54:05    145s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[06/19 15:54:05    145s] <CMD> setEndCapMode -reset
[06/19 15:54:05    145s] <CMD> setEndCapMode -boundary_tap false
[06/19 15:54:05    145s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[06/19 15:54:05    145s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/19 15:54:05    145s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[06/19 15:54:05    145s] <CMD> setPlaceMode -reset
[06/19 15:54:06    145s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 1 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[06/19 15:54:09    146s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[06/19 15:54:09    146s] <CMD> setEndCapMode -reset
[06/19 15:54:09    146s] <CMD> setEndCapMode -boundary_tap false
[06/19 15:54:09    146s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[06/19 15:54:13    147s] <CMD> setPlaceMode -fp false
[06/19 15:54:13    147s] <CMD> place_design
[06/19 15:54:13    147s] ### Time Record (colorize_geometry) is installed.
[06/19 15:54:13    147s] #Start colorize_geometry on Wed Jun 19 15:54:13 2024
[06/19 15:54:13    147s] #
[06/19 15:54:13    147s] ### Time Record (Pre Callback) is installed.
[06/19 15:54:13    147s] ### Time Record (Pre Callback) is uninstalled.
[06/19 15:54:13    147s] ### Time Record (DB Import) is installed.
[06/19 15:54:13    147s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[06/19 15:54:13    147s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[06/19 15:54:13    147s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1280818890 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[06/19 15:54:13    147s] ### Time Record (DB Import) is uninstalled.
[06/19 15:54:13    147s] ### Time Record (DB Export) is installed.
[06/19 15:54:13    147s] Extracting standard cell pins and blockage ...... 
[06/19 15:54:13    147s] Pin and blockage extraction finished
[06/19 15:54:13    147s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1280818890 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[06/19 15:54:13    147s] ### Time Record (DB Export) is uninstalled.
[06/19 15:54:13    147s] ### Time Record (Post Callback) is installed.
[06/19 15:54:13    147s] ### Time Record (Post Callback) is uninstalled.
[06/19 15:54:13    147s] #
[06/19 15:54:13    147s] #colorize_geometry statistics:
[06/19 15:54:13    147s] #Cpu time = 00:00:00
[06/19 15:54:13    147s] #Elapsed time = 00:00:00
[06/19 15:54:13    147s] #Increased memory = -7.43 (MB)
[06/19 15:54:13    147s] #Total memory = 1079.67 (MB)
[06/19 15:54:13    147s] #Peak memory = 1087.17 (MB)
[06/19 15:54:13    147s] #Number of warnings = 2
[06/19 15:54:13    147s] #Total number of warnings = 2
[06/19 15:54:13    147s] #Number of fails = 0
[06/19 15:54:13    147s] #Total number of fails = 0
[06/19 15:54:13    147s] #Complete colorize_geometry on Wed Jun 19 15:54:13 2024
[06/19 15:54:13    147s] #
[06/19 15:54:13    147s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[06/19 15:54:13    147s] ### Time Record (colorize_geometry) is uninstalled.
[06/19 15:54:13    147s] ### 
[06/19 15:54:13    147s] ###   Scalability Statistics
[06/19 15:54:13    147s] ### 
[06/19 15:54:13    147s] ### ------------------------+----------------+----------------+----------------+
[06/19 15:54:13    147s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/19 15:54:13    147s] ### ------------------------+----------------+----------------+----------------+
[06/19 15:54:13    147s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/19 15:54:13    147s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/19 15:54:13    147s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/19 15:54:13    147s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/19 15:54:13    147s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[06/19 15:54:13    147s] ### ------------------------+----------------+----------------+----------------+
[06/19 15:54:13    147s] ### 
[06/19 15:54:13    147s] *** Starting placeDesign default flow ***
[06/19 15:54:13    147s] **Info: Trial Route has Max Route Layer 15/6.
[06/19 15:54:13    147s] ### Creating LA Mngr. totSessionCpu=0:02:27 mem=1239.3M
[06/19 15:54:13    147s] ### Creating LA Mngr, finished. totSessionCpu=0:02:27 mem=1239.3M
[06/19 15:54:13    147s] *** Start deleteBufferTree ***
[06/19 15:54:13    147s] Info: Detect buffers to remove automatically.
[06/19 15:54:13    147s] Analyzing netlist ...
[06/19 15:54:13    147s] Updating netlist
[06/19 15:54:13    147s] 
[06/19 15:54:13    147s] *summary: 0 instances (buffers/inverters) removed
[06/19 15:54:13    147s] *** Finish deleteBufferTree (0:00:00.1) ***
[06/19 15:54:13    147s] 
[06/19 15:54:13    147s] TimeStamp Deleting Cell Server Begin ...
[06/19 15:54:13    147s] 
[06/19 15:54:13    147s] TimeStamp Deleting Cell Server End ...
[06/19 15:54:13    147s] **INFO: Enable pre-place timing setting for timing analysis
[06/19 15:54:13    147s] Set Using Default Delay Limit as 101.
[06/19 15:54:13    147s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/19 15:54:13    147s] Set Default Net Delay as 0 ps.
[06/19 15:54:13    147s] Set Default Net Load as 0 pF. 
[06/19 15:54:13    147s] **INFO: Analyzing IO path groups for slack adjustment
[06/19 15:54:13    147s] **INFO: Disable pre-place timing setting for timing analysis
[06/19 15:54:13    147s] Set Using Default Delay Limit as 1000.
[06/19 15:54:13    147s] Set Default Net Delay as 1000 ps.
[06/19 15:54:13    147s] Set Default Net Load as 0.5 pF. 
[06/19 15:54:13    147s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/19 15:54:13    147s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1259.8M
[06/19 15:54:13    147s] Deleted 0 physical inst  (cell - / prefix -).
[06/19 15:54:13    147s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1259.8M
[06/19 15:54:13    147s] INFO: #ExclusiveGroups=0
[06/19 15:54:13    147s] INFO: There are no Exclusive Groups.
[06/19 15:54:13    147s] *** Starting "NanoPlace(TM) placement v#9 (mem=1259.8M)" ...
[06/19 15:54:13    147s] Wait...
[06/19 15:54:15    149s] *** Build Buffered Sizing Timing Model
[06/19 15:54:15    149s] (cpu=0:00:01.8 mem=1259.8M) ***
[06/19 15:54:15    149s] *** Build Virtual Sizing Timing Model
[06/19 15:54:15    149s] (cpu=0:00:02.0 mem=1259.8M) ***
[06/19 15:54:15    149s] No user-set net weight.
[06/19 15:54:15    149s] Net fanout histogram:
[06/19 15:54:15    149s] 2		: 184 (85.6%) nets
[06/19 15:54:15    149s] 3		: 6 (2.8%) nets
[06/19 15:54:15    149s] 4     -	14	: 25 (11.6%) nets
[06/19 15:54:15    149s] 15    -	39	: 0 (0.0%) nets
[06/19 15:54:15    149s] 40    -	79	: 0 (0.0%) nets
[06/19 15:54:15    149s] 80    -	159	: 0 (0.0%) nets
[06/19 15:54:15    149s] 160   -	319	: 0 (0.0%) nets
[06/19 15:54:15    149s] 320   -	639	: 0 (0.0%) nets
[06/19 15:54:15    149s] 640   -	1279	: 0 (0.0%) nets
[06/19 15:54:15    149s] 1280  -	2559	: 0 (0.0%) nets
[06/19 15:54:15    149s] 2560  -	5119	: 0 (0.0%) nets
[06/19 15:54:15    149s] 5120+		: 0 (0.0%) nets
[06/19 15:54:15    149s] no activity file in design. spp won't run.
[06/19 15:54:15    149s] Options: timingDriven powerDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/19 15:54:15    149s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[06/19 15:54:15    149s] Define the scan chains before using this option.
[06/19 15:54:15    149s] Type 'man IMPSP-9042' for more detail.
[06/19 15:54:15    149s] z: 2, totalTracks: 1
[06/19 15:54:15    149s] z: 4, totalTracks: 1
[06/19 15:54:15    149s] z: 6, totalTracks: 1
[06/19 15:54:15    149s] # Building dadda llgBox search-tree.
[06/19 15:54:15    149s] #std cell=140 (0 fixed + 140 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[06/19 15:54:15    149s] #ioInst=0 #net=215 #term=568 #term/net=2.64, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=32
[06/19 15:54:15    149s] stdCell: 140 single + 0 double + 0 multi
[06/19 15:54:15    149s] Total standard cell length = 0.9748 (mm), area = 0.0049 (mm^2)
[06/19 15:54:15    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1259.8M
[06/19 15:54:15    149s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1259.8M
[06/19 15:54:15    149s] Core basic site is tsm3site
[06/19 15:54:15    149s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1259.8M
[06/19 15:54:15    149s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1291.9M
[06/19 15:54:15    149s] Use non-trimmed site array because memory saving is not enough.
[06/19 15:54:15    149s] SiteArray: non-trimmed site array dimensions = 17 x 145
[06/19 15:54:15    149s] SiteArray: use 20,480 bytes
[06/19 15:54:15    149s] SiteArray: current memory after site array memory allocation 1291.9M
[06/19 15:54:15    149s] SiteArray: FP blocked sites are writable
[06/19 15:54:15    149s] Estimated cell power/ground rail width = 0.945 um
[06/19 15:54:15    149s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/19 15:54:15    149s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF: Starting pre-place ADS at level 1, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1291.9M
[06/19 15:54:15    149s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1291.9M
[06/19 15:54:15    149s] ADSU 0.599 -> 0.624. GS 40.320
[06/19 15:54:15    149s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1291.9M
[06/19 15:54:15    149s] Average module density = 0.624.
[06/19 15:54:15    149s] Density for the design = 0.624.
[06/19 15:54:15    149s]        = stdcell_area 1477 sites (4913 um^2) / alloc_area 2367 sites (7872 um^2).
[06/19 15:54:15    149s] Pin Density = 0.2304.
[06/19 15:54:15    149s]             = total # of pins 568 / total area 2465.
[06/19 15:54:15    149s] OPERPROF: Starting spMPad at level 1, MEM:1210.9M
[06/19 15:54:15    149s] OPERPROF:   Starting spContextMPad at level 2, MEM:1210.9M
[06/19 15:54:15    149s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1210.9M
[06/19 15:54:15    149s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1210.9M
[06/19 15:54:15    149s] Initial padding reaches pin density 0.333 for top
[06/19 15:54:15    149s] InitPadU 0.624 -> 0.786 for top
[06/19 15:54:15    149s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1210.9M
[06/19 15:54:15    149s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1210.9M
[06/19 15:54:15    149s] === lastAutoLevel = 5 
[06/19 15:54:15    149s] OPERPROF: Starting spInitNetWt at level 1, MEM:1210.9M
[06/19 15:54:15    149s] no activity file in design. spp won't run.
[06/19 15:54:15    149s] no activity file in design. spp won't run.
[06/19 15:54:15    149s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[06/19 15:54:15    149s] no activity file in design. spp won't run.
[06/19 15:54:15    149s] [spp] 0
[06/19 15:54:15    149s] no activity file in design. spp won't run.
[06/19 15:54:15    149s] [adp] 1:1:1:3
[06/19 15:54:16    149s] no activity file in design. spp won't run.
[06/19 15:54:16    149s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.440, REAL:0.436, MEM:1272.3M
[06/19 15:54:16    149s] Clock gating cells determined by native netlist tracing.
[06/19 15:54:16    149s] no activity file in design. spp won't run.
[06/19 15:54:16    149s] no activity file in design. spp won't run.
[06/19 15:54:16    149s] OPERPROF: Starting npMain at level 1, MEM:1275.3M
[06/19 15:54:17    149s] OPERPROF:   Starting npPlace at level 2, MEM:1275.3M
[06/19 15:54:17    149s] Iteration  1: Total net bbox = 3.325e-12 (1.14e-12 2.19e-12)
[06/19 15:54:17    149s]               Est.  stn bbox = 3.428e-12 (1.14e-12 2.29e-12)
[06/19 15:54:17    149s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1275.3M
[06/19 15:54:17    149s] Iteration  2: Total net bbox = 3.325e-12 (1.14e-12 2.19e-12)
[06/19 15:54:17    149s]               Est.  stn bbox = 3.428e-12 (1.14e-12 2.29e-12)
[06/19 15:54:17    149s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1275.3M
[06/19 15:54:17    149s] exp_mt_sequential is set from setPlaceMode option to 1
[06/19 15:54:17    149s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/19 15:54:17    149s] place_exp_mt_interval set to default 32
[06/19 15:54:17    149s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/19 15:54:17    149s] Iteration  3: Total net bbox = 1.184e+00 (7.26e-01 4.58e-01)
[06/19 15:54:17    149s]               Est.  stn bbox = 1.270e+00 (7.78e-01 4.92e-01)
[06/19 15:54:17    149s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1276.7M
[06/19 15:54:17    149s] Total number of setup views is 12.
[06/19 15:54:17    149s] Total number of active setup views is 1.
[06/19 15:54:17    149s] Active setup views:
[06/19 15:54:17    149s]     func_fast_RMIN
[06/19 15:54:17    150s] Iteration  4: Total net bbox = 2.774e+03 (1.17e+03 1.60e+03)
[06/19 15:54:17    150s]               Est.  stn bbox = 3.085e+03 (1.32e+03 1.76e+03)
[06/19 15:54:17    150s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1277.7M
[06/19 15:54:17    150s] Total number of setup views is 1.
[06/19 15:54:17    150s] Total number of active setup views is 1.
[06/19 15:54:17    150s] Active setup views:
[06/19 15:54:17    150s]     func_fast_RMIN
[06/19 15:54:17    150s] Iteration  5: Total net bbox = 3.351e+03 (1.44e+03 1.91e+03)
[06/19 15:54:17    150s]               Est.  stn bbox = 3.706e+03 (1.62e+03 2.08e+03)
[06/19 15:54:17    150s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1277.7M
[06/19 15:54:17    150s] OPERPROF:   Finished npPlace at level 2, CPU:0.200, REAL:0.177, MEM:1277.7M
[06/19 15:54:17    150s] OPERPROF: Finished npMain at level 1, CPU:0.200, REAL:1.179, MEM:1277.7M
[06/19 15:54:17    150s] [adp] clock
[06/19 15:54:17    150s] [adp] weight, nr nets, wire length
[06/19 15:54:17    150s] [adp]      0        0  0.000000
[06/19 15:54:17    150s] [adp] data
[06/19 15:54:17    150s] [adp] weight, nr nets, wire length
[06/19 15:54:17    150s] [adp]      0      215  6473.211500
[06/19 15:54:17    150s] [adp] 0.000000|0.000000|0.000000
[06/19 15:54:17    150s] Iteration  6: Total net bbox = 6.473e+03 (3.35e+03 3.12e+03)
[06/19 15:54:17    150s]               Est.  stn bbox = 7.207e+03 (3.71e+03 3.50e+03)
[06/19 15:54:17    150s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1277.7M
[06/19 15:54:17    150s] *** cost = 6.473e+03 (3.35e+03 3.12e+03) (cpu for global=0:00:00.2) real=0:00:01.0***
[06/19 15:54:17    150s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[06/19 15:54:17    150s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1277.7M
[06/19 15:54:17    150s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1277.7M
[06/19 15:54:17    150s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.1
[06/19 15:54:17    150s] Core Placement runtime cpu: 0:00:00.2 real: 0:00:01.0
[06/19 15:54:17    150s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/19 15:54:17    150s] Type 'man IMPSP-9025' for more detail.
[06/19 15:54:17    150s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1277.7M
[06/19 15:54:17    150s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1277.7M
[06/19 15:54:17    150s] z: 2, totalTracks: 1
[06/19 15:54:17    150s] z: 4, totalTracks: 1
[06/19 15:54:17    150s] z: 6, totalTracks: 1
[06/19 15:54:17    150s] #spOpts: mergeVia=F 
[06/19 15:54:17    150s] All LLGs are deleted
[06/19 15:54:17    150s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1277.7M
[06/19 15:54:17    150s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1277.7M
[06/19 15:54:17    150s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1277.7M
[06/19 15:54:17    150s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1277.7M
[06/19 15:54:17    150s] Core basic site is tsm3site
[06/19 15:54:17    150s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1277.7M
[06/19 15:54:17    150s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1293.7M
[06/19 15:54:17    150s] Fast DP-INIT is on for default
[06/19 15:54:17    150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/19 15:54:17    150s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:       Starting CMU at level 4, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1293.7M
[06/19 15:54:17    150s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1293.7MB).
[06/19 15:54:17    150s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.015, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.015, MEM:1293.7M
[06/19 15:54:17    150s] TDRefine: refinePlace mode is spiral
[06/19 15:54:17    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28651.1
[06/19 15:54:17    150s] OPERPROF: Starting RefinePlace at level 1, MEM:1293.7M
[06/19 15:54:17    150s] *** Starting refinePlace (0:02:30 mem=1293.7M) ***
[06/19 15:54:17    150s] Total net bbox length = 6.473e+03 (3.354e+03 3.119e+03) (ext = 2.586e+03)
[06/19 15:54:17    150s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/19 15:54:17    150s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1293.7M
[06/19 15:54:17    150s] Starting refinePlace ...
[06/19 15:54:17    150s] ** Cut row section cpu time 0:00:00.0.
[06/19 15:54:17    150s]    Spread Effort: high, standalone mode, useDDP on.
[06/19 15:54:17    150s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1293.7MB) @(0:02:30 - 0:02:30).
[06/19 15:54:17    150s] Move report: preRPlace moves 140 insts, mean move: 4.31 um, max move: 11.12 um 
[06/19 15:54:17    150s] 	Max move on inst (a1/g387__4319): (44.75, 35.94) --> (51.48, 40.32)
[06/19 15:54:17    150s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X1
[06/19 15:54:17    150s] wireLenOptFixPriorityInst 0 inst fixed
[06/19 15:54:17    150s] Placement tweakage begins.
[06/19 15:54:17    150s] wire length = 4.929e+03
[06/19 15:54:17    150s] wire length = 4.336e+03
[06/19 15:54:17    150s] Placement tweakage ends.
[06/19 15:54:17    150s] Move report: tweak moves 59 insts, mean move: 8.41 um, max move: 21.30 um 
[06/19 15:54:17    150s] 	Max move on inst (a1/g363__3680): (39.60, 25.20) --> (28.38, 15.12)
[06/19 15:54:17    150s] 
[06/19 15:54:17    150s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/19 15:54:17    150s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/19 15:54:17    150s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1293.7MB) @(0:02:30 - 0:02:30).
[06/19 15:54:17    150s] Move report: Detail placement moves 140 insts, mean move: 5.38 um, max move: 16.77 um 
[06/19 15:54:17    150s] 	Max move on inst (a1/g361__5526): (35.13, 52.02) --> (21.78, 55.44)
[06/19 15:54:17    150s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1293.7MB
[06/19 15:54:17    150s] Statistics of distance of Instance movement in refine placement:
[06/19 15:54:17    150s]   maximum (X+Y) =        16.77 um
[06/19 15:54:17    150s]   inst (a1/g361__5526) with max move: (35.1265, 52.0195) -> (21.78, 55.44)
[06/19 15:54:17    150s]   mean    (X+Y) =         5.38 um
[06/19 15:54:17    150s] Summary Report:
[06/19 15:54:17    150s] Instances move: 140 (out of 140 movable)
[06/19 15:54:17    150s] Instances flipped: 0
[06/19 15:54:17    150s] Mean displacement: 5.38 um
[06/19 15:54:17    150s] Max displacement: 16.77 um (Instance: a1/g361__5526) (35.1265, 52.0195) -> (21.78, 55.44)
[06/19 15:54:17    150s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X1
[06/19 15:54:17    150s] Total instances moved : 140
[06/19 15:54:17    150s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.016, MEM:1293.7M
[06/19 15:54:17    150s] Total net bbox length = 6.282e+03 (2.815e+03 3.467e+03) (ext = 2.384e+03)
[06/19 15:54:17    150s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1293.7MB
[06/19 15:54:17    150s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1293.7MB) @(0:02:30 - 0:02:30).
[06/19 15:54:17    150s] *** Finished refinePlace (0:02:30 mem=1293.7M) ***
[06/19 15:54:17    150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28651.1
[06/19 15:54:17    150s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.019, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1293.7M
[06/19 15:54:17    150s] All LLGs are deleted
[06/19 15:54:17    150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1293.7M
[06/19 15:54:17    150s] *** End of Placement (cpu=0:00:02.8, real=0:00:04.0, mem=1293.7M) ***
[06/19 15:54:17    150s] z: 2, totalTracks: 1
[06/19 15:54:17    150s] z: 4, totalTracks: 1
[06/19 15:54:17    150s] z: 6, totalTracks: 1
[06/19 15:54:17    150s] #spOpts: mergeVia=F 
[06/19 15:54:17    150s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1293.7M
[06/19 15:54:17    150s] Core basic site is tsm3site
[06/19 15:54:17    150s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1293.7M
[06/19 15:54:17    150s] Fast DP-INIT is on for default
[06/19 15:54:17    150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/19 15:54:17    150s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1293.7M
[06/19 15:54:17    150s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/19 15:54:17    150s] Density distribution unevenness ratio = 1.838%
[06/19 15:54:17    150s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1293.7M
[06/19 15:54:17    150s] All LLGs are deleted
[06/19 15:54:17    150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1293.7M
[06/19 15:54:17    150s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1293.7M
[06/19 15:54:17    150s] *** Free Virtual Timing Model ...(mem=1293.7M)
[06/19 15:54:17    150s] **INFO: Enable pre-place timing setting for timing analysis
[06/19 15:54:17    150s] Set Using Default Delay Limit as 101.
[06/19 15:54:17    150s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/19 15:54:17    150s] Set Default Net Delay as 0 ps.
[06/19 15:54:17    150s] Set Default Net Load as 0 pF. 
[06/19 15:54:17    150s] **INFO: Analyzing IO path groups for slack adjustment
[06/19 15:54:17    150s] **INFO: Disable pre-place timing setting for timing analysis
[06/19 15:54:17    150s] Set Using Default Delay Limit as 1000.
[06/19 15:54:17    150s] Set Default Net Delay as 1000 ps.
[06/19 15:54:17    150s] Set Default Net Load as 0.5 pF. 
[06/19 15:54:17    150s] Info: Disable timing driven in postCTS congRepair.
[06/19 15:54:17    150s] 
[06/19 15:54:17    150s] Starting congRepair ...
[06/19 15:54:17    150s] User Input Parameters:
[06/19 15:54:17    150s] - Congestion Driven    : On
[06/19 15:54:17    150s] - Timing Driven        : Off
[06/19 15:54:17    150s] - Area-Violation Based : On
[06/19 15:54:17    150s] - Start Rollback Level : -5
[06/19 15:54:17    150s] - Legalized            : On
[06/19 15:54:17    150s] - Window Based         : Off
[06/19 15:54:17    150s] - eDen incr mode       : Off
[06/19 15:54:17    150s] - Small incr mode      : Off
[06/19 15:54:17    150s] 
[06/19 15:54:17    150s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1284.8M
[06/19 15:54:17    150s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.006, MEM:1284.8M
[06/19 15:54:17    150s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1284.8M
[06/19 15:54:17    150s] Starting Early Global Route congestion estimation: mem = 1284.8M
[06/19 15:54:17    150s] (I)       Started Import and model ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Create place DB ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Import place data ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read instances and placement ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read nets ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Create route DB ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       == Non-default Options ==
[06/19 15:54:17    150s] (I)       Maximum routing layer                              : 6
[06/19 15:54:17    150s] (I)       Number of threads                                  : 1
[06/19 15:54:17    150s] (I)       Use non-blocking free Dbs wires                    : false
[06/19 15:54:17    150s] (I)       Method to set GCell size                           : row
[06/19 15:54:17    150s] (I)       Counted 250 PG shapes. We will not process PG shapes layer by layer.
[06/19 15:54:17    150s] (I)       Started Import route data (1T) ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Use row-based GCell size
[06/19 15:54:17    150s] (I)       Use row-based GCell align
[06/19 15:54:17    150s] (I)       GCell unit size   : 10080
[06/19 15:54:17    150s] (I)       GCell multiplier  : 1
[06/19 15:54:17    150s] (I)       GCell row height  : 10080
[06/19 15:54:17    150s] (I)       Actual row height : 10080
[06/19 15:54:17    150s] (I)       GCell align ref   : 10560 10080
[06/19 15:54:17    150s] [NR-eGR] Track table information for default rule: 
[06/19 15:54:17    150s] [NR-eGR] Metal1 has no routable track
[06/19 15:54:17    150s] [NR-eGR] Metal2 has single uniform track structure
[06/19 15:54:17    150s] [NR-eGR] Metal3 has single uniform track structure
[06/19 15:54:17    150s] [NR-eGR] Metal4 has single uniform track structure
[06/19 15:54:17    150s] [NR-eGR] Metal5 has single uniform track structure
[06/19 15:54:17    150s] [NR-eGR] Metal6 has single uniform track structure
[06/19 15:54:17    150s] (I)       ================ Default via ================
[06/19 15:54:17    150s] (I)       +---+------------------+--------------------+
[06/19 15:54:17    150s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[06/19 15:54:17    150s] (I)       +---+------------------+--------------------+
[06/19 15:54:17    150s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[06/19 15:54:17    150s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[06/19 15:54:17    150s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[06/19 15:54:17    150s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[06/19 15:54:17    150s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[06/19 15:54:17    150s] (I)       +---+------------------+--------------------+
[06/19 15:54:17    150s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read routing blockages ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read instance blockages ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read PG blockages ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] Read 348 PG shapes
[06/19 15:54:17    150s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read boundary cut boxes ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] #Routing Blockages  : 0
[06/19 15:54:17    150s] [NR-eGR] #Instance Blockages : 0
[06/19 15:54:17    150s] [NR-eGR] #PG Blockages       : 348
[06/19 15:54:17    150s] [NR-eGR] #Halo Blockages     : 0
[06/19 15:54:17    150s] [NR-eGR] #Boundary Blockages : 0
[06/19 15:54:17    150s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read blackboxes ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/19 15:54:17    150s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read prerouted ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/19 15:54:17    150s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read unlegalized nets ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read nets ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] Read numTotalNets=199  numIgnoredNets=0
[06/19 15:54:17    150s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Set up via pillars ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       early_global_route_priority property id does not exist.
[06/19 15:54:17    150s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Model blockages into capacity
[06/19 15:54:17    150s] (I)       Read Num Blocks=348  Num Prerouted Wires=0  Num CS=0
[06/19 15:54:17    150s] (I)       Started Initialize 3D capacity ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Layer 1 (V) : #blockages 72 : #preroutes 0
[06/19 15:54:17    150s] (I)       Layer 2 (H) : #blockages 72 : #preroutes 0
[06/19 15:54:17    150s] (I)       Layer 3 (V) : #blockages 72 : #preroutes 0
[06/19 15:54:17    150s] (I)       Layer 4 (H) : #blockages 84 : #preroutes 0
[06/19 15:54:17    150s] (I)       Layer 5 (V) : #blockages 48 : #preroutes 0
[06/19 15:54:17    150s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       -- layer congestion ratio --
[06/19 15:54:17    150s] (I)       Layer 1 : 0.100000
[06/19 15:54:17    150s] (I)       Layer 2 : 0.700000
[06/19 15:54:17    150s] (I)       Layer 3 : 0.700000
[06/19 15:54:17    150s] (I)       Layer 4 : 0.700000
[06/19 15:54:17    150s] (I)       Layer 5 : 0.700000
[06/19 15:54:17    150s] (I)       Layer 6 : 0.700000
[06/19 15:54:17    150s] (I)       ----------------------------
[06/19 15:54:17    150s] (I)       Number of ignored nets                =      0
[06/19 15:54:17    150s] (I)       Number of connected nets              =      0
[06/19 15:54:17    150s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/19 15:54:17    150s] (I)       Number of clock nets                  =      0.  Ignored: No
[06/19 15:54:17    150s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/19 15:54:17    150s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/19 15:54:17    150s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/19 15:54:17    150s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/19 15:54:17    150s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/19 15:54:17    150s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/19 15:54:17    150s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/19 15:54:17    150s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Read aux data ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Others data preparation ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Create route kernel ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Ndr track 0 does not exist
[06/19 15:54:17    150s] (I)       ---------------------Grid Graph Info--------------------
[06/19 15:54:17    150s] (I)       Routing area        : (0, 0) - (212520, 191520)
[06/19 15:54:17    150s] (I)       Core area           : (10560, 10080) - (201960, 181440)
[06/19 15:54:17    150s] (I)       Site width          :  1320  (dbu)
[06/19 15:54:17    150s] (I)       Row height          : 10080  (dbu)
[06/19 15:54:17    150s] (I)       GCell row height    : 10080  (dbu)
[06/19 15:54:17    150s] (I)       GCell width         : 10080  (dbu)
[06/19 15:54:17    150s] (I)       GCell height        : 10080  (dbu)
[06/19 15:54:17    150s] (I)       Grid                :    22    19     6
[06/19 15:54:17    150s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/19 15:54:17    150s] (I)       Vertical capacity   :     0 10080     0 10080     0 10080
[06/19 15:54:17    150s] (I)       Horizontal capacity :     0     0 10080     0 10080     0
[06/19 15:54:17    150s] (I)       Default wire width  :   460   560   560   560   560   880
[06/19 15:54:17    150s] (I)       Default wire space  :   460   560   560   560   560   920
[06/19 15:54:17    150s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[06/19 15:54:17    150s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[06/19 15:54:17    150s] (I)       First track coord   :     0   660   560   660   560  1320
[06/19 15:54:17    150s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[06/19 15:54:17    150s] (I)       Total num of tracks :     0   161   171   161   171   107
[06/19 15:54:17    150s] (I)       Num of masks        :     1     1     1     1     1     1
[06/19 15:54:17    150s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/19 15:54:17    150s] (I)       --------------------------------------------------------
[06/19 15:54:17    150s] 
[06/19 15:54:17    150s] [NR-eGR] ============ Routing rule table ============
[06/19 15:54:17    150s] [NR-eGR] Rule id: 0  Nets: 199 
[06/19 15:54:17    150s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/19 15:54:17    150s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[06/19 15:54:17    150s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/19 15:54:17    150s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/19 15:54:17    150s] [NR-eGR] ========================================
[06/19 15:54:17    150s] [NR-eGR] 
[06/19 15:54:17    150s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/19 15:54:17    150s] (I)       blocked tracks on layer2 : = 216 / 3059 (7.06%)
[06/19 15:54:17    150s] (I)       blocked tracks on layer3 : = 72 / 3762 (1.91%)
[06/19 15:54:17    150s] (I)       blocked tracks on layer4 : = 216 / 3059 (7.06%)
[06/19 15:54:17    150s] (I)       blocked tracks on layer5 : = 282 / 3762 (7.50%)
[06/19 15:54:17    150s] (I)       blocked tracks on layer6 : = 114 / 2033 (5.61%)
[06/19 15:54:17    150s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Reset routing kernel
[06/19 15:54:17    150s] (I)       Started Global Routing ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Initialization ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       totalPins=520  totalGlobalPin=485 (93.27%)
[06/19 15:54:17    150s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Net group 1 ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Generate topology ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       total 2D Cap : 15065 = (7208 H, 7857 V)
[06/19 15:54:17    150s] [NR-eGR] Layer group 1: route 199 net(s) in layer range [2, 6]
[06/19 15:54:17    150s] (I)       
[06/19 15:54:17    150s] (I)       ============  Phase 1a Route ============
[06/19 15:54:17    150s] (I)       Started Phase 1a ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Usage: 826 = (341 H, 485 V) = (4.73% H, 6.17% V) = (1.719e+03um H, 2.444e+03um V)
[06/19 15:54:17    150s] (I)       Started Add via demand to 2D ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       
[06/19 15:54:17    150s] (I)       ============  Phase 1b Route ============
[06/19 15:54:17    150s] (I)       Started Phase 1b ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Usage: 826 = (341 H, 485 V) = (4.73% H, 6.17% V) = (1.719e+03um H, 2.444e+03um V)
[06/19 15:54:17    150s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.163040e+03um
[06/19 15:54:17    150s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/19 15:54:17    150s] (I)       Congestion threshold : each 60.00, sum 90.00
[06/19 15:54:17    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       
[06/19 15:54:17    150s] (I)       ============  Phase 1c Route ============
[06/19 15:54:17    150s] (I)       Started Phase 1c ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Usage: 826 = (341 H, 485 V) = (4.73% H, 6.17% V) = (1.719e+03um H, 2.444e+03um V)
[06/19 15:54:17    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       
[06/19 15:54:17    150s] (I)       ============  Phase 1d Route ============
[06/19 15:54:17    150s] (I)       Started Phase 1d ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Usage: 826 = (341 H, 485 V) = (4.73% H, 6.17% V) = (1.719e+03um H, 2.444e+03um V)
[06/19 15:54:17    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       
[06/19 15:54:17    150s] (I)       ============  Phase 1e Route ============
[06/19 15:54:17    150s] (I)       Started Phase 1e ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Route legalization ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Usage: 826 = (341 H, 485 V) = (4.73% H, 6.17% V) = (1.719e+03um H, 2.444e+03um V)
[06/19 15:54:17    150s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.163040e+03um
[06/19 15:54:17    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       
[06/19 15:54:17    150s] (I)       ============  Phase 1l Route ============
[06/19 15:54:17    150s] (I)       Started Phase 1l ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Layer assignment (1T) ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Clean cong LA ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[06/19 15:54:17    150s] (I)       Layer  2:       2827       649         0         137        2886    ( 4.53%) 
[06/19 15:54:17    150s] (I)       Layer  3:       3546       347         0           0        3591    ( 0.00%) 
[06/19 15:54:17    150s] (I)       Layer  4:       2827        26         0         137        2886    ( 4.53%) 
[06/19 15:54:17    150s] (I)       Layer  5:       3338         0         0           0        3591    ( 0.00%) 
[06/19 15:54:17    150s] (I)       Layer  6:       1818         0         0          91        1924    ( 4.52%) 
[06/19 15:54:17    150s] (I)       Total:         14356      1022         0         365       14878    ( 2.39%) 
[06/19 15:54:17    150s] (I)       
[06/19 15:54:17    150s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/19 15:54:17    150s] [NR-eGR]                        OverCon            
[06/19 15:54:17    150s] [NR-eGR]                         #Gcell     %Gcell
[06/19 15:54:17    150s] [NR-eGR]       Layer                (0)    OverCon 
[06/19 15:54:17    150s] [NR-eGR] ----------------------------------------------
[06/19 15:54:17    150s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:17    150s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:17    150s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:17    150s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:17    150s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:17    150s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:17    150s] [NR-eGR] ----------------------------------------------
[06/19 15:54:17    150s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/19 15:54:17    150s] [NR-eGR] 
[06/19 15:54:17    150s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Export 3D cong map ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       total 2D Cap : 15135 = (7242 H, 7893 V)
[06/19 15:54:17    150s] (I)       Started Export 2D cong map ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/19 15:54:17    150s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/19 15:54:17    150s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1284.8M
[06/19 15:54:17    150s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.013, MEM:1284.8M
[06/19 15:54:17    150s] OPERPROF: Starting HotSpotCal at level 1, MEM:1284.8M
[06/19 15:54:17    150s] [hotspot] +------------+---------------+---------------+
[06/19 15:54:17    150s] [hotspot] |            |   max hotspot | total hotspot |
[06/19 15:54:17    150s] [hotspot] +------------+---------------+---------------+
[06/19 15:54:17    150s] [hotspot] | normalized |          0.00 |          0.00 |
[06/19 15:54:17    150s] [hotspot] +------------+---------------+---------------+
[06/19 15:54:17    150s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/19 15:54:17    150s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/19 15:54:17    150s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1284.8M
[06/19 15:54:17    150s] Skipped repairing congestion.
[06/19 15:54:17    150s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1284.8M
[06/19 15:54:17    150s] Starting Early Global Route wiring: mem = 1284.8M
[06/19 15:54:17    150s] (I)       Started Free existing wires ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       ============= Track Assignment ============
[06/19 15:54:17    150s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Track Assignment (1T) ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/19 15:54:17    150s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Run Multi-thread track assignment
[06/19 15:54:17    150s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Export ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] Started Export DB wires ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] Started Export all nets ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] Started Set wire vias ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] [NR-eGR] --------------------------------------------------------------------------
[06/19 15:54:17    150s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 520
[06/19 15:54:17    150s] [NR-eGR] Metal2  (2V) length: 2.390080e+03um, number of vias: 705
[06/19 15:54:17    150s] [NR-eGR] Metal3  (3H) length: 1.861860e+03um, number of vias: 14
[06/19 15:54:17    150s] [NR-eGR] Metal4  (4V) length: 1.316000e+02um, number of vias: 0
[06/19 15:54:17    150s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[06/19 15:54:17    150s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[06/19 15:54:17    150s] [NR-eGR] Total length: 4.383540e+03um, number of vias: 1239
[06/19 15:54:17    150s] [NR-eGR] --------------------------------------------------------------------------
[06/19 15:54:17    150s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/19 15:54:17    150s] [NR-eGR] --------------------------------------------------------------------------
[06/19 15:54:17    150s] (I)       Started Update net boxes ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Update timing ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Started Postprocess design ( Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.77 MB )
[06/19 15:54:17    150s] Early Global Route wiring runtime: 0.00 seconds, mem = 1284.8M
[06/19 15:54:17    150s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.004, MEM:1284.8M
[06/19 15:54:17    150s] Tdgp not successfully inited but do clear! skip clearing
[06/19 15:54:17    150s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[06/19 15:54:17    150s] *** Finishing placeDesign default flow ***
[06/19 15:54:17    150s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 4, mem = 1266.8M **
[06/19 15:54:17    150s] Tdgp not successfully inited but do clear! skip clearing
[06/19 15:54:17    150s] 
[06/19 15:54:17    150s] *** Summary of all messages that are not suppressed in this session:
[06/19 15:54:17    150s] Severity  ID               Count  Summary                                  
[06/19 15:54:17    150s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/19 15:54:17    150s] WARNING   IMPSP-9532           1  Skipping assigning placement activity po...
[06/19 15:54:17    150s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/19 15:54:17    150s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/19 15:54:17    150s] *** Message Summary: 5 warning(s), 0 error(s)
[06/19 15:54:17    150s] 
[06/19 15:54:19    150s] <CMD> setPlaceMode -fp false
[06/19 15:54:19    150s] <CMD> place_design
[06/19 15:54:19    150s] ### Time Record (colorize_geometry) is installed.
[06/19 15:54:19    150s] #Start colorize_geometry on Wed Jun 19 15:54:19 2024
[06/19 15:54:19    150s] #
[06/19 15:54:19    150s] ### Time Record (Pre Callback) is installed.
[06/19 15:54:19    150s] ### Time Record (Pre Callback) is uninstalled.
[06/19 15:54:19    150s] ### Time Record (DB Import) is installed.
[06/19 15:54:19    150s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[06/19 15:54:19    150s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[06/19 15:54:19    150s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=530741810 placement=2051469095 pin_access=1 inst_pattern=1 halo=0
[06/19 15:54:19    150s] ### Time Record (DB Import) is uninstalled.
[06/19 15:54:19    150s] ### Time Record (DB Export) is installed.
[06/19 15:54:19    150s] ### export design design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=530741810 placement=2051469095 pin_access=1 inst_pattern=1 halo=0
[06/19 15:54:19    150s] ### Time Record (DB Export) is uninstalled.
[06/19 15:54:19    150s] ### Time Record (Post Callback) is installed.
[06/19 15:54:19    150s] ### Time Record (Post Callback) is uninstalled.
[06/19 15:54:19    150s] #
[06/19 15:54:19    150s] #colorize_geometry statistics:
[06/19 15:54:19    150s] #Cpu time = 00:00:00
[06/19 15:54:19    150s] #Elapsed time = 00:00:00
[06/19 15:54:19    150s] #Increased memory = -4.31 (MB)
[06/19 15:54:19    150s] #Total memory = 1018.63 (MB)
[06/19 15:54:19    150s] #Peak memory = 1112.27 (MB)
[06/19 15:54:19    150s] #Number of warnings = 2
[06/19 15:54:19    150s] #Total number of warnings = 4
[06/19 15:54:19    150s] #Number of fails = 0
[06/19 15:54:19    150s] #Total number of fails = 0
[06/19 15:54:19    150s] #Complete colorize_geometry on Wed Jun 19 15:54:19 2024
[06/19 15:54:19    150s] #
[06/19 15:54:19    150s] ### import design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[06/19 15:54:19    150s] ### Time Record (colorize_geometry) is uninstalled.
[06/19 15:54:19    150s] ### 
[06/19 15:54:19    150s] ###   Scalability Statistics
[06/19 15:54:19    150s] ### 
[06/19 15:54:19    150s] ### ------------------------+----------------+----------------+----------------+
[06/19 15:54:19    150s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[06/19 15:54:19    150s] ### ------------------------+----------------+----------------+----------------+
[06/19 15:54:19    150s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[06/19 15:54:19    150s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[06/19 15:54:19    150s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[06/19 15:54:19    150s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[06/19 15:54:19    150s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[06/19 15:54:19    150s] ### ------------------------+----------------+----------------+----------------+
[06/19 15:54:19    150s] ### 
[06/19 15:54:19    150s] *** Starting placeDesign default flow ***
[06/19 15:54:19    150s] ### Creating LA Mngr. totSessionCpu=0:02:31 mem=1266.9M
[06/19 15:54:19    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=1266.9M
[06/19 15:54:19    150s] *** Start deleteBufferTree ***
[06/19 15:54:19    150s] Info: Detect buffers to remove automatically.
[06/19 15:54:19    150s] Analyzing netlist ...
[06/19 15:54:19    150s] Updating netlist
[06/19 15:54:19    150s] 
[06/19 15:54:19    150s] *summary: 0 instances (buffers/inverters) removed
[06/19 15:54:19    150s] *** Finish deleteBufferTree (0:00:00.1) ***
[06/19 15:54:19    150s] **INFO: Enable pre-place timing setting for timing analysis
[06/19 15:54:19    150s] Set Using Default Delay Limit as 101.
[06/19 15:54:19    150s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/19 15:54:19    150s] Set Default Net Delay as 0 ps.
[06/19 15:54:19    150s] Set Default Net Load as 0 pF. 
[06/19 15:54:19    150s] **INFO: Analyzing IO path groups for slack adjustment
[06/19 15:54:19    150s] **INFO: Disable pre-place timing setting for timing analysis
[06/19 15:54:19    150s] Set Using Default Delay Limit as 1000.
[06/19 15:54:19    150s] Set Default Net Delay as 1000 ps.
[06/19 15:54:19    150s] Set Default Net Load as 0.5 pF. 
[06/19 15:54:19    150s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/19 15:54:19    150s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1276.4M
[06/19 15:54:19    150s] Deleted 0 physical inst  (cell - / prefix -).
[06/19 15:54:19    150s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1276.4M
[06/19 15:54:19    150s] INFO: #ExclusiveGroups=0
[06/19 15:54:19    150s] INFO: There are no Exclusive Groups.
[06/19 15:54:19    150s] *** Starting "NanoPlace(TM) placement v#9 (mem=1276.4M)" ...
[06/19 15:54:21    152s] *** Build Buffered Sizing Timing Model
[06/19 15:54:21    152s] (cpu=0:00:01.8 mem=1276.4M) ***
[06/19 15:54:21    152s] *** Build Virtual Sizing Timing Model
[06/19 15:54:21    152s] (cpu=0:00:02.0 mem=1276.4M) ***
[06/19 15:54:21    152s] No user-set net weight.
[06/19 15:54:21    152s] Net fanout histogram:
[06/19 15:54:21    152s] 2		: 184 (85.6%) nets
[06/19 15:54:21    152s] 3		: 6 (2.8%) nets
[06/19 15:54:21    152s] 4     -	14	: 25 (11.6%) nets
[06/19 15:54:21    152s] 15    -	39	: 0 (0.0%) nets
[06/19 15:54:21    152s] 40    -	79	: 0 (0.0%) nets
[06/19 15:54:21    152s] 80    -	159	: 0 (0.0%) nets
[06/19 15:54:21    152s] 160   -	319	: 0 (0.0%) nets
[06/19 15:54:21    152s] 320   -	639	: 0 (0.0%) nets
[06/19 15:54:21    152s] 640   -	1279	: 0 (0.0%) nets
[06/19 15:54:21    152s] 1280  -	2559	: 0 (0.0%) nets
[06/19 15:54:21    152s] 2560  -	5119	: 0 (0.0%) nets
[06/19 15:54:21    152s] 5120+		: 0 (0.0%) nets
[06/19 15:54:21    152s] no activity file in design. spp won't run.
[06/19 15:54:21    152s] Options: timingDriven powerDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[06/19 15:54:21    152s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[06/19 15:54:21    152s] Define the scan chains before using this option.
[06/19 15:54:21    152s] Type 'man IMPSP-9042' for more detail.
[06/19 15:54:21    152s] z: 2, totalTracks: 1
[06/19 15:54:21    152s] z: 4, totalTracks: 1
[06/19 15:54:21    152s] z: 6, totalTracks: 1
[06/19 15:54:21    152s] #std cell=140 (0 fixed + 140 movable) #buf cell=0 #inv cell=1 #block=0 (0 floating + 0 preplaced)
[06/19 15:54:21    152s] #ioInst=0 #net=215 #term=568 #term/net=2.64, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=32
[06/19 15:54:21    152s] stdCell: 140 single + 0 double + 0 multi
[06/19 15:54:21    152s] Total standard cell length = 0.9748 (mm), area = 0.0049 (mm^2)
[06/19 15:54:21    152s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1276.4M
[06/19 15:54:21    152s] Core basic site is tsm3site
[06/19 15:54:21    152s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1276.4M
[06/19 15:54:21    152s] SiteArray: non-trimmed site array dimensions = 17 x 145
[06/19 15:54:21    152s] SiteArray: use 20,480 bytes
[06/19 15:54:21    152s] SiteArray: current memory after site array memory allocation 1276.4M
[06/19 15:54:21    152s] SiteArray: FP blocked sites are writable
[06/19 15:54:21    152s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/19 15:54:21    152s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF: Starting pre-place ADS at level 1, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1276.4M
[06/19 15:54:21    152s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1276.4M
[06/19 15:54:21    152s] ADSU 0.599 -> 0.624. GS 40.320
[06/19 15:54:21    152s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1276.4M
[06/19 15:54:21    152s] Average module density = 0.624.
[06/19 15:54:21    152s] Density for the design = 0.624.
[06/19 15:54:21    152s]        = stdcell_area 1477 sites (4913 um^2) / alloc_area 2367 sites (7872 um^2).
[06/19 15:54:21    152s] Pin Density = 0.2304.
[06/19 15:54:21    152s]             = total # of pins 568 / total area 2465.
[06/19 15:54:21    152s] OPERPROF: Starting spMPad at level 1, MEM:1269.4M
[06/19 15:54:21    152s] OPERPROF:   Starting spContextMPad at level 2, MEM:1269.4M
[06/19 15:54:21    152s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1269.4M
[06/19 15:54:21    152s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1269.4M
[06/19 15:54:21    152s] Initial padding reaches pin density 0.333 for top
[06/19 15:54:21    152s] InitPadU 0.624 -> 0.786 for top
[06/19 15:54:21    152s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1269.4M
[06/19 15:54:21    152s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1269.4M
[06/19 15:54:21    152s] === lastAutoLevel = 5 
[06/19 15:54:21    152s] OPERPROF: Starting spInitNetWt at level 1, MEM:1269.4M
[06/19 15:54:21    152s] no activity file in design. spp won't run.
[06/19 15:54:21    152s] no activity file in design. spp won't run.
[06/19 15:54:21    152s] **WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
[06/19 15:54:21    152s] no activity file in design. spp won't run.
[06/19 15:54:21    152s] [spp] 0
[06/19 15:54:21    152s] no activity file in design. spp won't run.
[06/19 15:54:21    152s] [adp] 1:1:1:3
[06/19 15:54:21    152s] no activity file in design. spp won't run.
[06/19 15:54:21    152s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.180, REAL:0.184, MEM:1292.1M
[06/19 15:54:21    152s] Clock gating cells determined by native netlist tracing.
[06/19 15:54:21    152s] no activity file in design. spp won't run.
[06/19 15:54:21    152s] no activity file in design. spp won't run.
[06/19 15:54:21    152s] OPERPROF: Starting npMain at level 1, MEM:1294.1M
[06/19 15:54:21    152s] OPERPROF:   Starting npPlace at level 2, MEM:1294.1M
[06/19 15:54:21    152s] Iteration  1: Total net bbox = 3.325e-12 (1.14e-12 2.19e-12)
[06/19 15:54:21    152s]               Est.  stn bbox = 3.428e-12 (1.14e-12 2.29e-12)
[06/19 15:54:21    152s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1294.1M
[06/19 15:54:21    152s] Iteration  2: Total net bbox = 3.325e-12 (1.14e-12 2.19e-12)
[06/19 15:54:21    152s]               Est.  stn bbox = 3.428e-12 (1.14e-12 2.29e-12)
[06/19 15:54:21    152s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1294.1M
[06/19 15:54:21    152s] Iteration  3: Total net bbox = 1.184e+00 (7.26e-01 4.58e-01)
[06/19 15:54:21    152s]               Est.  stn bbox = 1.270e+00 (7.78e-01 4.92e-01)
[06/19 15:54:21    152s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1295.5M
[06/19 15:54:21    152s] Total number of setup views is 12.
[06/19 15:54:21    152s] {RT corner_worst_RCMAX 0 6 6 {5 0} 1}
[06/19 15:54:21    152s] Total number of active setup views is 1.
[06/19 15:54:21    152s] Active setup views:
[06/19 15:54:21    152s]     func_fast_RMIN
[06/19 15:54:21    152s] Iteration  4: Total net bbox = 2.774e+03 (1.17e+03 1.60e+03)
[06/19 15:54:21    152s]               Est.  stn bbox = 3.085e+03 (1.32e+03 1.76e+03)
[06/19 15:54:21    152s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1295.5M
[06/19 15:54:21    152s] Total number of setup views is 1.
[06/19 15:54:21    152s] Total number of active setup views is 1.
[06/19 15:54:21    152s] Active setup views:
[06/19 15:54:21    152s]     func_fast_RMIN
[06/19 15:54:21    153s] Iteration  5: Total net bbox = 3.351e+03 (1.44e+03 1.91e+03)
[06/19 15:54:21    153s]               Est.  stn bbox = 3.706e+03 (1.62e+03 2.08e+03)
[06/19 15:54:21    153s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1295.5M
[06/19 15:54:21    153s] OPERPROF:   Finished npPlace at level 2, CPU:0.180, REAL:0.156, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF: Finished npMain at level 1, CPU:0.180, REAL:0.158, MEM:1295.5M
[06/19 15:54:21    153s] [adp] clock
[06/19 15:54:21    153s] [adp] weight, nr nets, wire length
[06/19 15:54:21    153s] [adp]      0        0  0.000000
[06/19 15:54:21    153s] [adp] data
[06/19 15:54:21    153s] [adp] weight, nr nets, wire length
[06/19 15:54:21    153s] [adp]      0      215  6473.211500
[06/19 15:54:21    153s] [adp] 0.000000|0.000000|0.000000
[06/19 15:54:21    153s] Iteration  6: Total net bbox = 6.473e+03 (3.35e+03 3.12e+03)
[06/19 15:54:21    153s]               Est.  stn bbox = 7.207e+03 (3.71e+03 3.50e+03)
[06/19 15:54:21    153s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1295.5M
[06/19 15:54:21    153s] *** cost = 6.473e+03 (3.35e+03 3.12e+03) (cpu for global=0:00:00.2) real=0:00:00.0***
[06/19 15:54:21    153s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[06/19 15:54:21    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1295.5M
[06/19 15:54:21    153s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[06/19 15:54:21    153s] Core Placement runtime cpu: 0:00:00.2 real: 0:00:00.0
[06/19 15:54:21    153s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/19 15:54:21    153s] Type 'man IMPSP-9025' for more detail.
[06/19 15:54:21    153s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1295.5M
[06/19 15:54:21    153s] z: 2, totalTracks: 1
[06/19 15:54:21    153s] z: 4, totalTracks: 1
[06/19 15:54:21    153s] z: 6, totalTracks: 1
[06/19 15:54:21    153s] #spOpts: mergeVia=F 
[06/19 15:54:21    153s] All LLGs are deleted
[06/19 15:54:21    153s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1295.5M
[06/19 15:54:21    153s] Core basic site is tsm3site
[06/19 15:54:21    153s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1295.5M
[06/19 15:54:21    153s] Fast DP-INIT is on for default
[06/19 15:54:21    153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/19 15:54:21    153s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.011, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:       Starting CMU at level 4, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1295.5M
[06/19 15:54:21    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1295.5MB).
[06/19 15:54:21    153s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.014, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.014, MEM:1295.5M
[06/19 15:54:21    153s] TDRefine: refinePlace mode is spiral
[06/19 15:54:21    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28651.2
[06/19 15:54:21    153s] OPERPROF: Starting RefinePlace at level 1, MEM:1295.5M
[06/19 15:54:21    153s] *** Starting refinePlace (0:02:33 mem=1295.5M) ***
[06/19 15:54:21    153s] Total net bbox length = 6.473e+03 (3.354e+03 3.119e+03) (ext = 2.586e+03)
[06/19 15:54:21    153s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/19 15:54:21    153s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1295.5M
[06/19 15:54:21    153s] Starting refinePlace ...
[06/19 15:54:21    153s] ** Cut row section cpu time 0:00:00.0.
[06/19 15:54:21    153s]    Spread Effort: high, standalone mode, useDDP on.
[06/19 15:54:21    153s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1295.5MB) @(0:02:33 - 0:02:33).
[06/19 15:54:21    153s] Move report: preRPlace moves 140 insts, mean move: 4.31 um, max move: 11.12 um 
[06/19 15:54:21    153s] 	Max move on inst (a1/g387__4319): (44.75, 35.94) --> (51.48, 40.32)
[06/19 15:54:21    153s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X1
[06/19 15:54:21    153s] wireLenOptFixPriorityInst 0 inst fixed
[06/19 15:54:21    153s] Placement tweakage begins.
[06/19 15:54:21    153s] wire length = 4.929e+03
[06/19 15:54:21    153s] wire length = 4.336e+03
[06/19 15:54:21    153s] Placement tweakage ends.
[06/19 15:54:21    153s] Move report: tweak moves 59 insts, mean move: 8.41 um, max move: 21.30 um 
[06/19 15:54:21    153s] 	Max move on inst (a1/g363__3680): (39.60, 25.20) --> (28.38, 15.12)
[06/19 15:54:21    153s] 
[06/19 15:54:21    153s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[06/19 15:54:21    153s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/19 15:54:21    153s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1295.5MB) @(0:02:33 - 0:02:33).
[06/19 15:54:21    153s] Move report: Detail placement moves 140 insts, mean move: 5.38 um, max move: 16.77 um 
[06/19 15:54:21    153s] 	Max move on inst (a1/g361__5526): (35.13, 52.02) --> (21.78, 55.44)
[06/19 15:54:21    153s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1295.5MB
[06/19 15:54:21    153s] Statistics of distance of Instance movement in refine placement:
[06/19 15:54:21    153s]   maximum (X+Y) =        16.77 um
[06/19 15:54:21    153s]   inst (a1/g361__5526) with max move: (35.1265, 52.0195) -> (21.78, 55.44)
[06/19 15:54:21    153s]   mean    (X+Y) =         5.38 um
[06/19 15:54:21    153s] Summary Report:
[06/19 15:54:21    153s] Instances move: 140 (out of 140 movable)
[06/19 15:54:21    153s] Instances flipped: 0
[06/19 15:54:21    153s] Mean displacement: 5.38 um
[06/19 15:54:21    153s] Max displacement: 16.77 um (Instance: a1/g361__5526) (35.1265, 52.0195) -> (21.78, 55.44)
[06/19 15:54:21    153s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X1
[06/19 15:54:21    153s] Total instances moved : 140
[06/19 15:54:21    153s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.015, MEM:1295.5M
[06/19 15:54:21    153s] Total net bbox length = 6.282e+03 (2.815e+03 3.467e+03) (ext = 2.384e+03)
[06/19 15:54:21    153s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1295.5MB
[06/19 15:54:21    153s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1295.5MB) @(0:02:33 - 0:02:33).
[06/19 15:54:21    153s] *** Finished refinePlace (0:02:33 mem=1295.5M) ***
[06/19 15:54:21    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28651.2
[06/19 15:54:21    153s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.017, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1295.5M
[06/19 15:54:21    153s] All LLGs are deleted
[06/19 15:54:21    153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:1295.5M
[06/19 15:54:21    153s] *** End of Placement (cpu=0:00:02.4, real=0:00:02.0, mem=1295.5M) ***
[06/19 15:54:21    153s] z: 2, totalTracks: 1
[06/19 15:54:21    153s] z: 4, totalTracks: 1
[06/19 15:54:21    153s] z: 6, totalTracks: 1
[06/19 15:54:21    153s] #spOpts: mergeVia=F 
[06/19 15:54:21    153s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1295.5M
[06/19 15:54:21    153s] Core basic site is tsm3site
[06/19 15:54:21    153s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1295.5M
[06/19 15:54:21    153s] Fast DP-INIT is on for default
[06/19 15:54:21    153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/19 15:54:21    153s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1295.5M
[06/19 15:54:21    153s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/19 15:54:21    153s] Density distribution unevenness ratio = 1.838%
[06/19 15:54:21    153s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1295.5M
[06/19 15:54:21    153s] All LLGs are deleted
[06/19 15:54:21    153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1295.5M
[06/19 15:54:21    153s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1295.5M
[06/19 15:54:21    153s] *** Free Virtual Timing Model ...(mem=1295.5M)
[06/19 15:54:21    153s] **INFO: Enable pre-place timing setting for timing analysis
[06/19 15:54:21    153s] Set Using Default Delay Limit as 101.
[06/19 15:54:21    153s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/19 15:54:21    153s] Set Default Net Delay as 0 ps.
[06/19 15:54:21    153s] Set Default Net Load as 0 pF. 
[06/19 15:54:21    153s] **INFO: Analyzing IO path groups for slack adjustment
[06/19 15:54:21    153s] **INFO: Disable pre-place timing setting for timing analysis
[06/19 15:54:21    153s] Set Using Default Delay Limit as 1000.
[06/19 15:54:21    153s] Set Default Net Delay as 1000 ps.
[06/19 15:54:21    153s] Set Default Net Load as 0.5 pF. 
[06/19 15:54:21    153s] Info: Disable timing driven in postCTS congRepair.
[06/19 15:54:21    153s] 
[06/19 15:54:21    153s] Starting congRepair ...
[06/19 15:54:21    153s] User Input Parameters:
[06/19 15:54:21    153s] - Congestion Driven    : On
[06/19 15:54:21    153s] - Timing Driven        : Off
[06/19 15:54:21    153s] - Area-Violation Based : On
[06/19 15:54:21    153s] - Start Rollback Level : -5
[06/19 15:54:21    153s] - Legalized            : On
[06/19 15:54:21    153s] - Window Based         : Off
[06/19 15:54:21    153s] - eDen incr mode       : Off
[06/19 15:54:21    153s] - Small incr mode      : Off
[06/19 15:54:21    153s] 
[06/19 15:54:21    153s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1286.6M
[06/19 15:54:21    153s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1286.6M
[06/19 15:54:21    153s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1286.6M
[06/19 15:54:21    153s] Starting Early Global Route congestion estimation: mem = 1286.6M
[06/19 15:54:21    153s] (I)       Started Import and model ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Create place DB ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Import place data ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read instances and placement ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read nets ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Create route DB ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       == Non-default Options ==
[06/19 15:54:21    153s] (I)       Maximum routing layer                              : 6
[06/19 15:54:21    153s] (I)       Number of threads                                  : 1
[06/19 15:54:21    153s] (I)       Use non-blocking free Dbs wires                    : false
[06/19 15:54:21    153s] (I)       Method to set GCell size                           : row
[06/19 15:54:21    153s] (I)       Counted 250 PG shapes. We will not process PG shapes layer by layer.
[06/19 15:54:21    153s] (I)       Started Import route data (1T) ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Use row-based GCell size
[06/19 15:54:21    153s] (I)       Use row-based GCell align
[06/19 15:54:21    153s] (I)       GCell unit size   : 10080
[06/19 15:54:21    153s] (I)       GCell multiplier  : 1
[06/19 15:54:21    153s] (I)       GCell row height  : 10080
[06/19 15:54:21    153s] (I)       Actual row height : 10080
[06/19 15:54:21    153s] (I)       GCell align ref   : 10560 10080
[06/19 15:54:21    153s] [NR-eGR] Track table information for default rule: 
[06/19 15:54:21    153s] [NR-eGR] Metal1 has no routable track
[06/19 15:54:21    153s] [NR-eGR] Metal2 has single uniform track structure
[06/19 15:54:21    153s] [NR-eGR] Metal3 has single uniform track structure
[06/19 15:54:21    153s] [NR-eGR] Metal4 has single uniform track structure
[06/19 15:54:21    153s] [NR-eGR] Metal5 has single uniform track structure
[06/19 15:54:21    153s] [NR-eGR] Metal6 has single uniform track structure
[06/19 15:54:21    153s] (I)       ================ Default via ================
[06/19 15:54:21    153s] (I)       +---+------------------+--------------------+
[06/19 15:54:21    153s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut    |
[06/19 15:54:21    153s] (I)       +---+------------------+--------------------+
[06/19 15:54:21    153s] (I)       | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[06/19 15:54:21    153s] (I)       | 2 |    2  via2       |   16  V23_2x1_VH_E |
[06/19 15:54:21    153s] (I)       | 3 |    3  via3       |   23  V34_2x1_HV_E |
[06/19 15:54:21    153s] (I)       | 4 |    4  via4       |   32  V45_1x2_VH_N |
[06/19 15:54:21    153s] (I)       | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[06/19 15:54:21    153s] (I)       +---+------------------+--------------------+
[06/19 15:54:21    153s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read routing blockages ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read instance blockages ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read PG blockages ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] Read 348 PG shapes
[06/19 15:54:21    153s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read boundary cut boxes ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] #Routing Blockages  : 0
[06/19 15:54:21    153s] [NR-eGR] #Instance Blockages : 0
[06/19 15:54:21    153s] [NR-eGR] #PG Blockages       : 348
[06/19 15:54:21    153s] [NR-eGR] #Halo Blockages     : 0
[06/19 15:54:21    153s] [NR-eGR] #Boundary Blockages : 0
[06/19 15:54:21    153s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read blackboxes ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Design has 0 blackboxes considered as all layer blockages.
[06/19 15:54:21    153s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read prerouted ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[06/19 15:54:21    153s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read unlegalized nets ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read nets ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] Read numTotalNets=199  numIgnoredNets=0
[06/19 15:54:21    153s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Set up via pillars ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       early_global_route_priority property id does not exist.
[06/19 15:54:21    153s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Model blockages into capacity
[06/19 15:54:21    153s] (I)       Read Num Blocks=348  Num Prerouted Wires=0  Num CS=0
[06/19 15:54:21    153s] (I)       Started Initialize 3D capacity ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Layer 1 (V) : #blockages 72 : #preroutes 0
[06/19 15:54:21    153s] (I)       Layer 2 (H) : #blockages 72 : #preroutes 0
[06/19 15:54:21    153s] (I)       Layer 3 (V) : #blockages 72 : #preroutes 0
[06/19 15:54:21    153s] (I)       Layer 4 (H) : #blockages 84 : #preroutes 0
[06/19 15:54:21    153s] (I)       Layer 5 (V) : #blockages 48 : #preroutes 0
[06/19 15:54:21    153s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       -- layer congestion ratio --
[06/19 15:54:21    153s] (I)       Layer 1 : 0.100000
[06/19 15:54:21    153s] (I)       Layer 2 : 0.700000
[06/19 15:54:21    153s] (I)       Layer 3 : 0.700000
[06/19 15:54:21    153s] (I)       Layer 4 : 0.700000
[06/19 15:54:21    153s] (I)       Layer 5 : 0.700000
[06/19 15:54:21    153s] (I)       Layer 6 : 0.700000
[06/19 15:54:21    153s] (I)       ----------------------------
[06/19 15:54:21    153s] (I)       Number of ignored nets                =      0
[06/19 15:54:21    153s] (I)       Number of connected nets              =      0
[06/19 15:54:21    153s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[06/19 15:54:21    153s] (I)       Number of clock nets                  =      0.  Ignored: No
[06/19 15:54:21    153s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[06/19 15:54:21    153s] (I)       Number of special nets                =      0.  Ignored: Yes
[06/19 15:54:21    153s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[06/19 15:54:21    153s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[06/19 15:54:21    153s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[06/19 15:54:21    153s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[06/19 15:54:21    153s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/19 15:54:21    153s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Read aux data ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Others data preparation ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Create route kernel ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Ndr track 0 does not exist
[06/19 15:54:21    153s] (I)       ---------------------Grid Graph Info--------------------
[06/19 15:54:21    153s] (I)       Routing area        : (0, 0) - (212520, 191520)
[06/19 15:54:21    153s] (I)       Core area           : (10560, 10080) - (201960, 181440)
[06/19 15:54:21    153s] (I)       Site width          :  1320  (dbu)
[06/19 15:54:21    153s] (I)       Row height          : 10080  (dbu)
[06/19 15:54:21    153s] (I)       GCell row height    : 10080  (dbu)
[06/19 15:54:21    153s] (I)       GCell width         : 10080  (dbu)
[06/19 15:54:21    153s] (I)       GCell height        : 10080  (dbu)
[06/19 15:54:21    153s] (I)       Grid                :    22    19     6
[06/19 15:54:21    153s] (I)       Layer numbers       :     1     2     3     4     5     6
[06/19 15:54:21    153s] (I)       Vertical capacity   :     0 10080     0 10080     0 10080
[06/19 15:54:21    153s] (I)       Horizontal capacity :     0     0 10080     0 10080     0
[06/19 15:54:21    153s] (I)       Default wire width  :   460   560   560   560   560   880
[06/19 15:54:21    153s] (I)       Default wire space  :   460   560   560   560   560   920
[06/19 15:54:21    153s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[06/19 15:54:21    153s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[06/19 15:54:21    153s] (I)       First track coord   :     0   660   560   660   560  1320
[06/19 15:54:21    153s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[06/19 15:54:21    153s] (I)       Total num of tracks :     0   161   171   161   171   107
[06/19 15:54:21    153s] (I)       Num of masks        :     1     1     1     1     1     1
[06/19 15:54:21    153s] (I)       Num of trim masks   :     0     0     0     0     0     0
[06/19 15:54:21    153s] (I)       --------------------------------------------------------
[06/19 15:54:21    153s] 
[06/19 15:54:21    153s] [NR-eGR] ============ Routing rule table ============
[06/19 15:54:21    153s] [NR-eGR] Rule id: 0  Nets: 199 
[06/19 15:54:21    153s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[06/19 15:54:21    153s] (I)       Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[06/19 15:54:21    153s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/19 15:54:21    153s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[06/19 15:54:21    153s] [NR-eGR] ========================================
[06/19 15:54:21    153s] [NR-eGR] 
[06/19 15:54:21    153s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[06/19 15:54:21    153s] (I)       blocked tracks on layer2 : = 216 / 3059 (7.06%)
[06/19 15:54:21    153s] (I)       blocked tracks on layer3 : = 72 / 3762 (1.91%)
[06/19 15:54:21    153s] (I)       blocked tracks on layer4 : = 216 / 3059 (7.06%)
[06/19 15:54:21    153s] (I)       blocked tracks on layer5 : = 282 / 3762 (7.50%)
[06/19 15:54:21    153s] (I)       blocked tracks on layer6 : = 114 / 2033 (5.61%)
[06/19 15:54:21    153s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Reset routing kernel
[06/19 15:54:21    153s] (I)       Started Global Routing ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Initialization ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       totalPins=520  totalGlobalPin=485 (93.27%)
[06/19 15:54:21    153s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Net group 1 ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Generate topology ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       total 2D Cap : 15065 = (7208 H, 7857 V)
[06/19 15:54:21    153s] [NR-eGR] Layer group 1: route 199 net(s) in layer range [2, 6]
[06/19 15:54:21    153s] (I)       
[06/19 15:54:21    153s] (I)       ============  Phase 1a Route ============
[06/19 15:54:21    153s] (I)       Started Phase 1a ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Pattern routing (1T) ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Usage: 826 = (341 H, 485 V) = (4.73% H, 6.17% V) = (1.719e+03um H, 2.444e+03um V)
[06/19 15:54:21    153s] (I)       Started Add via demand to 2D ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       
[06/19 15:54:21    153s] (I)       ============  Phase 1b Route ============
[06/19 15:54:21    153s] (I)       Started Phase 1b ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Usage: 826 = (341 H, 485 V) = (4.73% H, 6.17% V) = (1.719e+03um H, 2.444e+03um V)
[06/19 15:54:21    153s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.163040e+03um
[06/19 15:54:21    153s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/19 15:54:21    153s] (I)       Congestion threshold : each 60.00, sum 90.00
[06/19 15:54:21    153s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       
[06/19 15:54:21    153s] (I)       ============  Phase 1c Route ============
[06/19 15:54:21    153s] (I)       Started Phase 1c ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Usage: 826 = (341 H, 485 V) = (4.73% H, 6.17% V) = (1.719e+03um H, 2.444e+03um V)
[06/19 15:54:21    153s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       
[06/19 15:54:21    153s] (I)       ============  Phase 1d Route ============
[06/19 15:54:21    153s] (I)       Started Phase 1d ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Usage: 826 = (341 H, 485 V) = (4.73% H, 6.17% V) = (1.719e+03um H, 2.444e+03um V)
[06/19 15:54:21    153s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       
[06/19 15:54:21    153s] (I)       ============  Phase 1e Route ============
[06/19 15:54:21    153s] (I)       Started Phase 1e ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Route legalization ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Usage: 826 = (341 H, 485 V) = (4.73% H, 6.17% V) = (1.719e+03um H, 2.444e+03um V)
[06/19 15:54:21    153s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.163040e+03um
[06/19 15:54:21    153s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       
[06/19 15:54:21    153s] (I)       ============  Phase 1l Route ============
[06/19 15:54:21    153s] (I)       Started Phase 1l ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Layer assignment (1T) ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Clean cong LA ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[06/19 15:54:21    153s] (I)       Layer  2:       2827       649         0         137        2886    ( 4.53%) 
[06/19 15:54:21    153s] (I)       Layer  3:       3546       347         0           0        3591    ( 0.00%) 
[06/19 15:54:21    153s] (I)       Layer  4:       2827        26         0         137        2886    ( 4.53%) 
[06/19 15:54:21    153s] (I)       Layer  5:       3338         0         0           0        3591    ( 0.00%) 
[06/19 15:54:21    153s] (I)       Layer  6:       1818         0         0          91        1924    ( 4.52%) 
[06/19 15:54:21    153s] (I)       Total:         14356      1022         0         365       14878    ( 2.39%) 
[06/19 15:54:21    153s] (I)       
[06/19 15:54:21    153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/19 15:54:21    153s] [NR-eGR]                        OverCon            
[06/19 15:54:21    153s] [NR-eGR]                         #Gcell     %Gcell
[06/19 15:54:21    153s] [NR-eGR]       Layer                (0)    OverCon 
[06/19 15:54:21    153s] [NR-eGR] ----------------------------------------------
[06/19 15:54:21    153s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:21    153s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:21    153s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:21    153s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:21    153s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:21    153s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[06/19 15:54:21    153s] [NR-eGR] ----------------------------------------------
[06/19 15:54:21    153s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[06/19 15:54:21    153s] [NR-eGR] 
[06/19 15:54:21    153s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Export 3D cong map ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       total 2D Cap : 15135 = (7242 H, 7893 V)
[06/19 15:54:21    153s] (I)       Started Export 2D cong map ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[06/19 15:54:21    153s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/19 15:54:21    153s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1286.6M
[06/19 15:54:21    153s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.013, MEM:1286.6M
[06/19 15:54:21    153s] OPERPROF: Starting HotSpotCal at level 1, MEM:1286.6M
[06/19 15:54:21    153s] [hotspot] +------------+---------------+---------------+
[06/19 15:54:21    153s] [hotspot] |            |   max hotspot | total hotspot |
[06/19 15:54:21    153s] [hotspot] +------------+---------------+---------------+
[06/19 15:54:21    153s] [hotspot] | normalized |          0.00 |          0.00 |
[06/19 15:54:21    153s] [hotspot] +------------+---------------+---------------+
[06/19 15:54:21    153s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/19 15:54:21    153s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/19 15:54:21    153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1286.6M
[06/19 15:54:21    153s] Skipped repairing congestion.
[06/19 15:54:21    153s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1286.6M
[06/19 15:54:21    153s] Starting Early Global Route wiring: mem = 1286.6M
[06/19 15:54:21    153s] (I)       Started Free existing wires ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       ============= Track Assignment ============
[06/19 15:54:21    153s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Track Assignment (1T) ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[06/19 15:54:21    153s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Run Multi-thread track assignment
[06/19 15:54:21    153s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Export ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] Started Export DB wires ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] Started Export all nets ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] Started Set wire vias ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] [NR-eGR] --------------------------------------------------------------------------
[06/19 15:54:21    153s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 520
[06/19 15:54:21    153s] [NR-eGR] Metal2  (2V) length: 2.390080e+03um, number of vias: 705
[06/19 15:54:21    153s] [NR-eGR] Metal3  (3H) length: 1.861860e+03um, number of vias: 14
[06/19 15:54:21    153s] [NR-eGR] Metal4  (4V) length: 1.316000e+02um, number of vias: 0
[06/19 15:54:21    153s] [NR-eGR] Metal5  (5H) length: 0.000000e+00um, number of vias: 0
[06/19 15:54:21    153s] [NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 0
[06/19 15:54:21    153s] [NR-eGR] Total length: 4.383540e+03um, number of vias: 1239
[06/19 15:54:21    153s] [NR-eGR] --------------------------------------------------------------------------
[06/19 15:54:21    153s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[06/19 15:54:21    153s] [NR-eGR] --------------------------------------------------------------------------
[06/19 15:54:21    153s] (I)       Started Update net boxes ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Update timing ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Started Postprocess design ( Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1286.60 MB )
[06/19 15:54:21    153s] Early Global Route wiring runtime: 0.00 seconds, mem = 1286.6M
[06/19 15:54:21    153s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.004, MEM:1286.6M
[06/19 15:54:21    153s] Tdgp not successfully inited but do clear! skip clearing
[06/19 15:54:21    153s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[06/19 15:54:21    153s] *** Finishing placeDesign default flow ***
[06/19 15:54:21    153s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 2, mem = 1271.6M **
[06/19 15:54:21    153s] Tdgp not successfully inited but do clear! skip clearing
[06/19 15:54:21    153s] 
[06/19 15:54:21    153s] *** Summary of all messages that are not suppressed in this session:
[06/19 15:54:21    153s] Severity  ID               Count  Summary                                  
[06/19 15:54:21    153s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/19 15:54:21    153s] WARNING   IMPSP-9532           1  Skipping assigning placement activity po...
[06/19 15:54:21    153s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/19 15:54:21    153s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/19 15:54:21    153s] *** Message Summary: 5 warning(s), 0 error(s)
[06/19 15:54:21    153s] 
[06/19 15:54:32    154s] <CMD> getFillerMode -quiet
[06/19 15:54:43    155s] <CMD> addFiller -cell FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 -prefix FILLER
[06/19 15:54:43    155s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1275.7M
[06/19 15:54:43    155s] z: 2, totalTracks: 1
[06/19 15:54:43    155s] z: 4, totalTracks: 1
[06/19 15:54:43    155s] z: 6, totalTracks: 1
[06/19 15:54:43    155s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1275.7M
[06/19 15:54:43    155s] Core basic site is tsm3site
[06/19 15:54:43    155s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:1275.7M
[06/19 15:54:43    155s] SiteArray: non-trimmed site array dimensions = 17 x 145
[06/19 15:54:43    155s] SiteArray: use 20,480 bytes
[06/19 15:54:43    155s] SiteArray: current memory after site array memory allocation 1275.7M
[06/19 15:54:43    155s] SiteArray: FP blocked sites are writable
[06/19 15:54:43    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/19 15:54:43    155s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1275.7M
[06/19 15:54:43    155s] Process 2034 wires and vias for routing blockage and capacity analysis
[06/19 15:54:43    155s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.014, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:1275.7M
[06/19 15:54:43    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1275.7MB).
[06/19 15:54:43    155s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.018, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1275.7M
[06/19 15:54:43    155s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/19 15:54:43    155s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1275.7M
[06/19 15:54:43    155s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/19 15:54:43    155s] AddFiller main function time CPU:0.002, REAL:0.043
[06/19 15:54:43    155s] Filler instance commit time CPU:0.001, REAL:0.001
[06/19 15:54:43    155s] *INFO: Adding fillers to top-module.
[06/19 15:54:43    155s] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
[06/19 15:54:43    155s] *INFO:   Added 6 filler insts (cell FILL32 / prefix FILLER).
[06/19 15:54:43    155s] *INFO:   Added 14 filler insts (cell FILL16 / prefix FILLER).
[06/19 15:54:43    155s] *INFO:   Added 40 filler insts (cell FILL8 / prefix FILLER).
[06/19 15:54:43    155s] *INFO:   Added 34 filler insts (cell FILL4 / prefix FILLER).
[06/19 15:54:43    155s] *INFO:   Added 41 filler insts (cell FILL2 / prefix FILLER).
[06/19 15:54:43    155s] *INFO:   Added 34 filler insts (cell FILL1 / prefix FILLER).
[06/19 15:54:43    155s] *INFO: Swapped 0 special filler inst. 
[06/19 15:54:43    155s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.000, REAL:0.044, MEM:1275.7M
[06/19 15:54:43    155s] *INFO: Total 169 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[06/19 15:54:43    155s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.000, REAL:0.044, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1275.7M
[06/19 15:54:43    155s] For 169 new insts, **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'FILL2' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:54:43    155s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'FILL4' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:54:43    155s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'FILL16' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:54:43    155s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'FILL32' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:54:43    155s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'FILL8' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:54:43    155s] **ERROR: (IMPDB-1220):	A global net connection(GNC) rule for connecting pin 'VDD' of cell 'FILL1' to global net 'VSS' was specified.  The connection cannot be made because the power pin and the ground net are not of the same polarity.  Check the imported design and make sure the GNC rule is correctly specified or generated. If the polarity mismatch is required, use the 'init_ignore_pgpin_polarity_check' variable to ignore the polarity check.
Type 'man IMPDB-1220' for more detail.
[06/19 15:54:43    155s] *** Applied 1 GNC rules (cpu = 0:00:00.0)
[06/19 15:54:43    155s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.000, REAL:0.045, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.000, REAL:0.045, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1275.7M
[06/19 15:54:43    155s] All LLGs are deleted
[06/19 15:54:43    155s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1275.7M
[06/19 15:54:43    155s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:1271.7M
[06/19 15:54:43    155s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.020, REAL:0.066, MEM:1271.7M
[06/19 15:54:43    155s] <CMD> addFiller -cell FILL1 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 -prefix FILLER
[06/19 15:54:43    155s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1275.8M
[06/19 15:54:43    155s] z: 2, totalTracks: 1
[06/19 15:54:43    155s] z: 4, totalTracks: 1
[06/19 15:54:43    155s] z: 6, totalTracks: 1
[06/19 15:54:43    155s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1275.8M
[06/19 15:54:43    155s] Core basic site is tsm3site
[06/19 15:54:43    155s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.003, MEM:1275.8M
[06/19 15:54:43    155s] Fast DP-INIT is on for default
[06/19 15:54:43    155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/19 15:54:43    155s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.014, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:1275.8M
[06/19 15:54:43    155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1275.8MB).
[06/19 15:54:43    155s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.018, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1275.8M
[06/19 15:54:43    155s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/19 15:54:43    155s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1275.8M
[06/19 15:54:43    155s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/19 15:54:43    155s] AddFiller main function time CPU:0.000, REAL:0.000
[06/19 15:54:43    155s] Filler instance commit time CPU:0.000, REAL:0.000
[06/19 15:54:43    155s] *INFO: Adding fillers to top-module.
[06/19 15:54:43    155s] *INFO:   Added 0 filler inst of any cell-type.
[06/19 15:54:43    155s] *INFO: Swapped 0 special filler inst. 
[06/19 15:54:43    155s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.000, REAL:0.001, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.000, REAL:0.001, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.000, REAL:0.001, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.000, REAL:0.001, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1275.8M
[06/19 15:54:43    155s] All LLGs are deleted
[06/19 15:54:43    155s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1275.8M
[06/19 15:54:43    155s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:1271.8M
[06/19 15:54:43    155s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.030, REAL:0.023, MEM:1271.8M
[06/19 15:55:21    162s] <CMD> fit
[06/19 15:55:24    162s] <CMD> zoomBox -56.54800 -12.35200 166.48950 111.57250
[06/19 15:55:25    162s] <CMD> zoomBox -41.66100 -4.78800 147.92100 100.54800
[06/19 15:55:29    163s] <CMD> zoomBox -28.37450 1.89750 132.77050 91.43350
[06/19 15:55:32    163s] <CMD> zoomBox -7.13200 12.49200 109.29600 77.18200
[06/19 15:55:32    163s] <CMD> zoomBox 14.21000 23.13550 85.71150 62.86350
[06/19 15:55:33    163s] <CMD> zoomBox 19.30400 25.67650 80.08100 59.44550
[06/19 15:55:34    163s] <CMD> zoomBox 35.36500 33.68650 62.33300 48.67050
[06/19 15:55:34    163s] <CMD> zoomBox 37.28650 34.64500 60.20950 47.38150
[06/19 15:55:35    163s] <CMD> zoomBox 42.64900 36.31800 54.61600 42.96700
[06/19 15:55:35    163s] <CMD> zoomBox 45.91450 37.33400 51.22550 40.28500
[06/19 15:55:36    163s] <CMD> zoomBox 47.54100 37.84000 49.54500 38.95350
[06/19 15:55:37    163s] <CMD> zoomBox 48.08950 38.01100 48.97900 38.50500
[06/19 15:55:38    164s] <CMD> zoomBox 48.31600 38.21600 48.60200 38.37500
[06/19 15:55:38    164s] <CMD> zoomBox 48.38150 38.27600 48.49150 38.33700
[06/19 15:55:39    164s] <CMD> zoomBox 48.40500 38.29550 48.45350 38.32250
[06/19 15:55:40    164s] <CMD> zoomBox 48.38400 38.28350 48.47750 38.33550
[06/19 15:55:40    164s] <CMD> zoomBox 48.34400 38.26050 48.52400 38.36050
[06/19 15:55:41    164s] <CMD> zoomBox 48.20750 38.18150 48.68750 38.44800
[06/19 15:55:41    164s] <CMD> zoomBox 48.01200 38.07150 48.93150 38.58250
[06/19 15:55:44    164s] <CMD> gui_select -rect {48.39650 38.32150 48.50600 38.22650}
[06/19 15:55:45    164s] <CMD> zoomBox 47.41900 37.75450 49.49150 38.90600
[06/19 15:55:45    165s] <CMD> zoomBox 46.44400 37.23150 50.41550 39.43800
[06/19 15:55:45    165s] <CMD> zoomBox 43.88550 35.85950 52.83850 40.83400
[06/19 15:55:46    165s] <CMD> zoomBox 39.67800 33.61050 56.83000 43.14050
[06/19 15:55:47    165s] <CMD> zoomBox 31.63000 29.35800 64.48950 47.61550
[06/19 15:55:47    165s] <CMD> selectWire 41.1100 38.2200 53.9300 38.5000 3 {a1/c[0]}
[06/19 15:55:48    165s] <CMD> deselectAll
[06/19 15:55:48    165s] <CMD> selectInst a1/r25/g72__7410
[06/19 15:55:49    165s] <CMD> zoomBox 28.58950 28.07500 67.24750 49.55400
[06/19 15:55:50    165s] <CMD> deselectAll
[06/19 15:55:50    165s] <CMD> selectWire 5.2800 34.8800 100.9800 35.6800 1 VDD
[06/19 15:55:51    165s] <CMD> zoomBox 39.91800 32.07000 57.07100 41.60050
[06/19 15:55:52    165s] <CMD> gui_select -rect {49.08750 35.91700 49.12900 36.06150}
[06/19 15:55:52    165s] <CMD> deselectAll
[06/19 15:55:53    166s] <CMD> selectInst a1/r25/g72__7410
[06/19 15:55:55    166s] <CMD> zoomBox 38.01200 31.32550 58.19200 42.53800
[06/19 15:55:55    166s] <CMD> zoomBox 35.76950 30.44950 59.51150 43.64100
[06/19 15:55:56    166s] <CMD> zoomBox 33.13150 29.41900 61.06350 44.93850
[06/19 15:55:57    166s] <CMD> zoomBox 30.02800 28.20650 62.88950 46.46500
[06/19 15:55:57    166s] <CMD> zoomBox 11.08250 20.80600 74.03550 55.78400
[06/19 15:55:58    166s] <CMD> zoomBox 4.08800 18.07350 78.15050 59.22450
[06/19 15:55:58    166s] <CMD> zoomBox -4.14100 14.85900 82.99200 63.27200
[06/19 15:55:58    166s] <CMD> zoomBox -13.82200 11.07750 88.68750 68.03400
[06/19 15:55:58    166s] <CMD> zoomBox -25.21100 6.62800 95.38850 73.63600
[06/19 15:55:59    166s] <CMD> zoomBox -38.61050 1.39350 103.27200 80.22650
[06/19 15:55:59    166s] <CMD> zoomBox -54.37450 -4.76450 112.54650 87.98050
[06/19 15:56:00    167s] <CMD> zoomBox -92.42550 -18.14200 138.60750 110.22500
[06/19 15:56:00    167s] <CMD> zoomBox -116.62300 -26.64900 155.18050 124.37100
[06/19 15:56:25    170s] <CMD> streamOut DADDA_GDS -libName DesignLib -units 2000 -mode ALL
[06/19 15:56:25    170s] Parse flat map file...
[06/19 15:56:25    170s] Writing GDSII file ...
[06/19 15:56:25    170s] 	****** db unit per micron = 2000 ******
[06/19 15:56:25    170s] 	****** output gds2 file unit per micron = 2000 ******
[06/19 15:56:25    170s] 	****** unit scaling factor = 1 ******
[06/19 15:56:25    170s] Output for instance
[06/19 15:56:25    170s] Output for bump
[06/19 15:56:25    170s] Output for physical terminals
[06/19 15:56:25    170s] Output for logical terminals
[06/19 15:56:25    170s] Output for regular nets
[06/19 15:56:25    170s] Output for special nets and metal fills
[06/19 15:56:25    170s] Output for via structure generation total number 9
[06/19 15:56:25    170s] Statistics for GDS generated (version 3)
[06/19 15:56:25    170s] ----------------------------------------
[06/19 15:56:25    170s] Stream Out Layer Mapping Information:
[06/19 15:56:25    170s] GDS Layer Number          GDS Layer Name
[06/19 15:56:25    170s] ----------------------------------------
[06/19 15:56:25    170s]     121                             COMP
[06/19 15:56:25    170s]     122                          DIEAREA
[06/19 15:56:25    170s]     58                             Via34
[06/19 15:56:25    170s]     57                             Via34
[06/19 15:56:25    170s]     50                            Metal3
[06/19 15:56:25    170s]     107                           Metal6
[06/19 15:56:25    170s]     46                            Metal3
[06/19 15:56:25    170s]     45                            Metal3
[06/19 15:56:25    170s]     44                            Metal3
[06/19 15:56:25    170s]     63                             Via34
[06/19 15:56:25    170s]     43                            Metal3
[06/19 15:56:25    170s]     62                             Via34
[06/19 15:56:25    170s]     41                             Via23
[06/19 15:56:25    170s]     22                            Metal2
[06/19 15:56:25    170s]     40                             Via23
[06/19 15:56:25    170s]     37                             Via23
[06/19 15:56:25    170s]     36                             Via23
[06/19 15:56:25    170s]     31                            Metal2
[06/19 15:56:25    170s]     88                            Metal5
[06/19 15:56:25    170s]     29                            Metal2
[06/19 15:56:25    170s]     86                            Metal5
[06/19 15:56:25    170s]     105                            Via56
[06/19 15:56:25    170s]     9                             Metal1
[06/19 15:56:25    170s]     66                            Metal4
[06/19 15:56:25    170s]     42                             Via23
[06/19 15:56:25    170s]     23                            Metal2
[06/19 15:56:25    170s]     99                             Via56
[06/19 15:56:25    170s]     19                             Via12
[06/19 15:56:25    170s]     8                             Metal1
[06/19 15:56:25    170s]     65                            Metal4
[06/19 15:56:25    170s]     84                             Via45
[06/19 15:56:25    170s]     30                            Metal2
[06/19 15:56:25    170s]     87                            Metal5
[06/19 15:56:25    170s]     7                             Metal1
[06/19 15:56:25    170s]     6                             Metal1
[06/19 15:56:25    170s]     64                            Metal4
[06/19 15:56:25    170s]     83                             Via45
[06/19 15:56:25    170s]     39                             Via23
[06/19 15:56:25    170s]     16                             Via12
[06/19 15:56:25    170s]     5                             Metal1
[06/19 15:56:25    170s]     81                             Via45
[06/19 15:56:25    170s]     38                             Via23
[06/19 15:56:25    170s]     15                             Via12
[06/19 15:56:25    170s]     10                            Metal1
[06/19 15:56:25    170s]     67                            Metal4
[06/19 15:56:25    170s]     51                            Metal3
[06/19 15:56:25    170s]     108                           Metal6
[06/19 15:56:25    170s]     28                            Metal2
[06/19 15:56:25    170s]     1                             Metal1
[06/19 15:56:25    170s]     20                             Via12
[06/19 15:56:25    170s]     52                            Metal3
[06/19 15:56:25    170s]     109                           Metal6
[06/19 15:56:25    170s]     2                             Metal1
[06/19 15:56:25    170s]     21                             Via12
[06/19 15:56:25    170s]     78                             Via45
[06/19 15:56:25    170s]     27                            Metal2
[06/19 15:56:25    170s]     85                            Metal5
[06/19 15:56:25    170s]     104                            Via56
[06/19 15:56:25    170s]     4                             Metal1
[06/19 15:56:25    170s]     17                             Via12
[06/19 15:56:25    170s]     49                            Metal3
[06/19 15:56:25    170s]     18                             Via12
[06/19 15:56:25    170s]     47                            Metal3
[06/19 15:56:25    170s]     24                            Metal2
[06/19 15:56:25    170s]     100                            Via56
[06/19 15:56:25    170s]     48                            Metal3
[06/19 15:56:25    170s]     106                           Metal6
[06/19 15:56:25    170s]     25                            Metal2
[06/19 15:56:25    170s]     3                             Metal1
[06/19 15:56:25    170s]     79                             Via45
[06/19 15:56:25    170s]     26                            Metal2
[06/19 15:56:25    170s]     102                            Via56
[06/19 15:56:25    170s]     59                             Via34
[06/19 15:56:25    170s]     60                             Via34
[06/19 15:56:25    170s]     61                             Via34
[06/19 15:56:25    170s]     68                            Metal4
[06/19 15:56:25    170s]     69                            Metal4
[06/19 15:56:25    170s]     70                            Metal4
[06/19 15:56:25    170s]     71                            Metal4
[06/19 15:56:25    170s]     72                            Metal4
[06/19 15:56:25    170s]     73                            Metal4
[06/19 15:56:25    170s]     80                             Via45
[06/19 15:56:25    170s]     82                             Via45
[06/19 15:56:25    170s]     89                            Metal5
[06/19 15:56:25    170s]     90                            Metal5
[06/19 15:56:25    170s]     91                            Metal5
[06/19 15:56:25    170s]     92                            Metal5
[06/19 15:56:25    170s]     93                            Metal5
[06/19 15:56:25    170s]     94                            Metal5
[06/19 15:56:25    170s]     101                            Via56
[06/19 15:56:25    170s]     103                            Via56
[06/19 15:56:25    170s]     111                           Metal6
[06/19 15:56:25    170s]     112                           Metal6
[06/19 15:56:25    170s]     113                           Metal6
[06/19 15:56:25    170s]     114                           Metal6
[06/19 15:56:25    170s]     115                           Metal6
[06/19 15:56:25    170s]     110                           Metal6
[06/19 15:56:25    170s]     117                           Metal6
[06/19 15:56:25    170s]     56                            Metal3
[06/19 15:56:25    170s]     55                            Metal3
[06/19 15:56:25    170s]     54                            Metal3
[06/19 15:56:25    170s]     53                            Metal3
[06/19 15:56:25    170s]     32                            Metal2
[06/19 15:56:25    170s]     98                            Metal5
[06/19 15:56:25    170s]     96                            Metal5
[06/19 15:56:25    170s]     76                            Metal4
[06/19 15:56:25    170s]     33                            Metal2
[06/19 15:56:25    170s]     75                            Metal4
[06/19 15:56:25    170s]     97                            Metal5
[06/19 15:56:25    170s]     74                            Metal4
[06/19 15:56:25    170s]     77                            Metal4
[06/19 15:56:25    170s]     118                           Metal6
[06/19 15:56:25    170s]     11                            Metal1
[06/19 15:56:25    170s]     119                           Metal6
[06/19 15:56:25    170s]     12                            Metal1
[06/19 15:56:25    170s]     95                            Metal5
[06/19 15:56:25    170s]     14                            Metal1
[06/19 15:56:25    170s]     34                            Metal2
[06/19 15:56:25    170s]     116                           Metal6
[06/19 15:56:25    170s]     35                            Metal2
[06/19 15:56:25    170s]     13                            Metal1
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Stream Out Information Processed for GDS version 3:
[06/19 15:56:25    170s] Units: 2000 DBU
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Object                             Count
[06/19 15:56:25    170s] ----------------------------------------
[06/19 15:56:25    170s] Instances                            309
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Ports/Pins                             0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Nets                                 741
[06/19 15:56:25    170s]     metal layer Metal2               354
[06/19 15:56:25    170s]     metal layer Metal3               379
[06/19 15:56:25    170s]     metal layer Metal4                 8
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s]     Via Instances                   1239
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Special Nets                          62
[06/19 15:56:25    170s]     metal layer Metal1                54
[06/19 15:56:25    170s]     metal layer Metal5                 4
[06/19 15:56:25    170s]     metal layer Metal6                 4
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s]     Via Instances                    188
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Metal Fills                            0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s]     Via Instances                      0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Metal FillOPCs                         0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s]     Via Instances                      0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Metal FillDRCs                         0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s]     Via Instances                      0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Text                                 233
[06/19 15:56:25    170s]     metal layer Metal1                32
[06/19 15:56:25    170s]     metal layer Metal2               131
[06/19 15:56:25    170s]     metal layer Metal3                66
[06/19 15:56:25    170s]     metal layer Metal4                 2
[06/19 15:56:25    170s]     metal layer Metal6                 2
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Blockages                              0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Custom Text                            0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Custom Box                             0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] Trim Metal                             0
[06/19 15:56:25    170s] 
[06/19 15:56:25    170s] ######Streamout is finished!
[06/19 15:56:27    170s] <CMD> streamOut DADDA_GDS -libName DesignLib -units 2000 -mode ALL
[06/19 15:56:27    170s] Parse flat map file...
[06/19 15:56:27    170s] Writing GDSII file ...
[06/19 15:56:27    170s] 	****** db unit per micron = 2000 ******
[06/19 15:56:27    170s] 	****** output gds2 file unit per micron = 2000 ******
[06/19 15:56:27    170s] 	****** unit scaling factor = 1 ******
[06/19 15:56:27    170s] Output for instance
[06/19 15:56:27    170s] Output for bump
[06/19 15:56:27    170s] Output for physical terminals
[06/19 15:56:27    170s] Output for logical terminals
[06/19 15:56:27    170s] Output for regular nets
[06/19 15:56:27    170s] Output for special nets and metal fills
[06/19 15:56:27    170s] Output for via structure generation total number 9
[06/19 15:56:27    170s] Statistics for GDS generated (version 3)
[06/19 15:56:27    170s] ----------------------------------------
[06/19 15:56:27    170s] Stream Out Layer Mapping Information:
[06/19 15:56:27    170s] GDS Layer Number          GDS Layer Name
[06/19 15:56:27    170s] ----------------------------------------
[06/19 15:56:27    170s]     121                             COMP
[06/19 15:56:27    170s]     122                          DIEAREA
[06/19 15:56:27    170s]     58                             Via34
[06/19 15:56:27    170s]     57                             Via34
[06/19 15:56:27    170s]     50                            Metal3
[06/19 15:56:27    170s]     107                           Metal6
[06/19 15:56:27    170s]     46                            Metal3
[06/19 15:56:27    170s]     45                            Metal3
[06/19 15:56:27    170s]     44                            Metal3
[06/19 15:56:27    170s]     63                             Via34
[06/19 15:56:27    170s]     43                            Metal3
[06/19 15:56:27    170s]     62                             Via34
[06/19 15:56:27    170s]     41                             Via23
[06/19 15:56:27    170s]     22                            Metal2
[06/19 15:56:27    170s]     40                             Via23
[06/19 15:56:27    170s]     37                             Via23
[06/19 15:56:27    170s]     36                             Via23
[06/19 15:56:27    170s]     31                            Metal2
[06/19 15:56:27    170s]     88                            Metal5
[06/19 15:56:27    170s]     29                            Metal2
[06/19 15:56:27    170s]     86                            Metal5
[06/19 15:56:27    170s]     105                            Via56
[06/19 15:56:27    170s]     9                             Metal1
[06/19 15:56:27    170s]     66                            Metal4
[06/19 15:56:27    170s]     42                             Via23
[06/19 15:56:27    170s]     23                            Metal2
[06/19 15:56:27    170s]     99                             Via56
[06/19 15:56:27    170s]     19                             Via12
[06/19 15:56:27    170s]     8                             Metal1
[06/19 15:56:27    170s]     65                            Metal4
[06/19 15:56:27    170s]     84                             Via45
[06/19 15:56:27    170s]     30                            Metal2
[06/19 15:56:27    170s]     87                            Metal5
[06/19 15:56:27    170s]     7                             Metal1
[06/19 15:56:27    170s]     6                             Metal1
[06/19 15:56:27    170s]     64                            Metal4
[06/19 15:56:27    170s]     83                             Via45
[06/19 15:56:27    170s]     39                             Via23
[06/19 15:56:27    170s]     16                             Via12
[06/19 15:56:27    170s]     5                             Metal1
[06/19 15:56:27    170s]     81                             Via45
[06/19 15:56:27    170s]     38                             Via23
[06/19 15:56:27    170s]     15                             Via12
[06/19 15:56:27    170s]     10                            Metal1
[06/19 15:56:27    170s]     67                            Metal4
[06/19 15:56:27    170s]     51                            Metal3
[06/19 15:56:27    170s]     108                           Metal6
[06/19 15:56:27    170s]     28                            Metal2
[06/19 15:56:27    170s]     1                             Metal1
[06/19 15:56:27    170s]     20                             Via12
[06/19 15:56:27    170s]     52                            Metal3
[06/19 15:56:27    170s]     109                           Metal6
[06/19 15:56:27    170s]     2                             Metal1
[06/19 15:56:27    170s]     21                             Via12
[06/19 15:56:27    170s]     78                             Via45
[06/19 15:56:27    170s]     27                            Metal2
[06/19 15:56:27    170s]     85                            Metal5
[06/19 15:56:27    170s]     104                            Via56
[06/19 15:56:27    170s]     4                             Metal1
[06/19 15:56:27    170s]     17                             Via12
[06/19 15:56:27    170s]     49                            Metal3
[06/19 15:56:27    170s]     18                             Via12
[06/19 15:56:27    170s]     47                            Metal3
[06/19 15:56:27    170s]     24                            Metal2
[06/19 15:56:27    170s]     100                            Via56
[06/19 15:56:27    170s]     48                            Metal3
[06/19 15:56:27    170s]     106                           Metal6
[06/19 15:56:27    170s]     25                            Metal2
[06/19 15:56:27    170s]     3                             Metal1
[06/19 15:56:27    170s]     79                             Via45
[06/19 15:56:27    170s]     26                            Metal2
[06/19 15:56:27    170s]     102                            Via56
[06/19 15:56:27    170s]     59                             Via34
[06/19 15:56:27    170s]     60                             Via34
[06/19 15:56:27    170s]     61                             Via34
[06/19 15:56:27    170s]     68                            Metal4
[06/19 15:56:27    170s]     69                            Metal4
[06/19 15:56:27    170s]     70                            Metal4
[06/19 15:56:27    170s]     71                            Metal4
[06/19 15:56:27    170s]     72                            Metal4
[06/19 15:56:27    170s]     73                            Metal4
[06/19 15:56:27    170s]     80                             Via45
[06/19 15:56:27    170s]     82                             Via45
[06/19 15:56:27    170s]     89                            Metal5
[06/19 15:56:27    170s]     90                            Metal5
[06/19 15:56:27    170s]     91                            Metal5
[06/19 15:56:27    170s]     92                            Metal5
[06/19 15:56:27    170s]     93                            Metal5
[06/19 15:56:27    170s]     94                            Metal5
[06/19 15:56:27    170s]     101                            Via56
[06/19 15:56:27    170s]     103                            Via56
[06/19 15:56:27    170s]     111                           Metal6
[06/19 15:56:27    170s]     112                           Metal6
[06/19 15:56:27    170s]     113                           Metal6
[06/19 15:56:27    170s]     114                           Metal6
[06/19 15:56:27    170s]     115                           Metal6
[06/19 15:56:27    170s]     110                           Metal6
[06/19 15:56:27    170s]     117                           Metal6
[06/19 15:56:27    170s]     56                            Metal3
[06/19 15:56:27    170s]     55                            Metal3
[06/19 15:56:27    170s]     54                            Metal3
[06/19 15:56:27    170s]     53                            Metal3
[06/19 15:56:27    170s]     32                            Metal2
[06/19 15:56:27    170s]     98                            Metal5
[06/19 15:56:27    170s]     96                            Metal5
[06/19 15:56:27    170s]     76                            Metal4
[06/19 15:56:27    170s]     33                            Metal2
[06/19 15:56:27    170s]     75                            Metal4
[06/19 15:56:27    170s]     97                            Metal5
[06/19 15:56:27    170s]     74                            Metal4
[06/19 15:56:27    170s]     77                            Metal4
[06/19 15:56:27    170s]     118                           Metal6
[06/19 15:56:27    170s]     11                            Metal1
[06/19 15:56:27    170s]     119                           Metal6
[06/19 15:56:27    170s]     12                            Metal1
[06/19 15:56:27    170s]     95                            Metal5
[06/19 15:56:27    170s]     14                            Metal1
[06/19 15:56:27    170s]     34                            Metal2
[06/19 15:56:27    170s]     116                           Metal6
[06/19 15:56:27    170s]     35                            Metal2
[06/19 15:56:27    170s]     13                            Metal1
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Stream Out Information Processed for GDS version 3:
[06/19 15:56:27    170s] Units: 2000 DBU
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Object                             Count
[06/19 15:56:27    170s] ----------------------------------------
[06/19 15:56:27    170s] Instances                            309
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Ports/Pins                             0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Nets                                 741
[06/19 15:56:27    170s]     metal layer Metal2               354
[06/19 15:56:27    170s]     metal layer Metal3               379
[06/19 15:56:27    170s]     metal layer Metal4                 8
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s]     Via Instances                   1239
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Special Nets                          62
[06/19 15:56:27    170s]     metal layer Metal1                54
[06/19 15:56:27    170s]     metal layer Metal5                 4
[06/19 15:56:27    170s]     metal layer Metal6                 4
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s]     Via Instances                    188
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Metal Fills                            0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s]     Via Instances                      0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Metal FillOPCs                         0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s]     Via Instances                      0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Metal FillDRCs                         0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s]     Via Instances                      0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Text                                 233
[06/19 15:56:27    170s]     metal layer Metal1                32
[06/19 15:56:27    170s]     metal layer Metal2               131
[06/19 15:56:27    170s]     metal layer Metal3                66
[06/19 15:56:27    170s]     metal layer Metal4                 2
[06/19 15:56:27    170s]     metal layer Metal6                 2
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Blockages                              0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Custom Text                            0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Custom Box                             0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] Trim Metal                             0
[06/19 15:56:27    170s] 
[06/19 15:56:27    170s] ######Streamout is finished!
[06/19 15:57:08    176s] <CMD> checkPlace
[06/19 15:57:08    176s] OPERPROF: Starting checkPlace at level 1, MEM:1336.0M
[06/19 15:57:08    176s] z: 2, totalTracks: 1
[06/19 15:57:08    176s] z: 4, totalTracks: 1
[06/19 15:57:08    176s] z: 6, totalTracks: 1
[06/19 15:57:08    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1336.0M
[06/19 15:57:08    176s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1336.0M
[06/19 15:57:08    176s] Core basic site is tsm3site
[06/19 15:57:08    176s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1336.0M
[06/19 15:57:08    176s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1336.0M
[06/19 15:57:08    176s] SiteArray: non-trimmed site array dimensions = 17 x 145
[06/19 15:57:08    176s] SiteArray: use 20,480 bytes
[06/19 15:57:08    176s] SiteArray: current memory after site array memory allocation 1336.0M
[06/19 15:57:08    176s] SiteArray: FP blocked sites are writable
[06/19 15:57:08    176s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/19 15:57:08    176s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1336.0M
[06/19 15:57:08    176s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.000, MEM:1336.0M
[06/19 15:57:08    176s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.013, MEM:1336.0M
[06/19 15:57:08    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1336.0M
[06/19 15:57:08    176s] Begin checking placement ... (start mem=1336.0M, init mem=1336.0M)
[06/19 15:57:08    176s] 
[06/19 15:57:08    176s] Running CheckPlace using 1 thread in normal mode...
[06/19 15:57:08    176s] 
[06/19 15:57:08    176s] ...checkPlace normal is done!
[06/19 15:57:08    176s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1336.0M
[06/19 15:57:08    176s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1336.0M
[06/19 15:57:08    176s] *info: Placed = 309           
[06/19 15:57:08    176s] *info: Unplaced = 0           
[06/19 15:57:08    176s] Placement Density:100.00%(8200/8200)
[06/19 15:57:08    176s] Placement Density (including fixed std cells):100.00%(8200/8200)
[06/19 15:57:08    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1336.0M
[06/19 15:57:08    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1336.0M
[06/19 15:57:08    176s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1336.0M)
[06/19 15:57:08    176s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.023, MEM:1336.0M
