[12/15 16:26:47      0s] 
[12/15 16:26:47      0s] Cadence Tempus(TM) Timing Signoff Solution.
[12/15 16:26:47      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/15 16:26:47      0s] 
[12/15 16:26:47      0s] Version:	v17.21-s086_1, built Mon Mar 26 19:23:45 PDT 2018
[12/15 16:26:47      0s] Options:	-stylus -files ../scripts/run.tcl 
[12/15 16:26:47      0s] Date:		Mon Dec 15 16:26:46 2025
[12/15 16:26:47      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[12/15 16:26:47      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/15 16:26:47      0s] 
[12/15 16:26:47      0s] License:
[12/15 16:26:47      0s] 		tpsxl	Tempus Timing Signoff Solution XL	17.2	checkout succeeded
[12/15 16:26:47      0s] 		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[12/15 16:26:53      3s] 
[12/15 16:26:53      3s] ***************************************************************************************
[12/15 16:26:53      3s] INFO:    You have enabled the Common UI that has been internally qualified at Cadence but
[12/15 16:26:53      3s]          has only limited customer testing. You are encouraged to work with Cadence directly
[12/15 16:26:53      3s]          to qualify your usage and make sure it meets your needs before deploying it widely.
[12/15 16:26:53      3s] ***************************************************************************************
[12/15 16:26:53      3s] 
[12/15 16:26:58      6s] @(#)CDS: Tempus Timing Signoff Solution v17.21-s086_1 (64bit) 03/26/2018 19:23 (Linux 2.6.18-194.el5)
[12/15 16:26:58      6s] @(#)CDS: NanoRoute 17.21-s086_1 NR171017-1606/MT (database version 2.30, 408.7.1) {superthreading v1.46}
[12/15 16:26:58      6s] @(#)CDS: AAE 17.21-s044 (64bit) 03/26/2018 (Linux 2.6.18-194.el5)
[12/15 16:26:58      6s] @(#)CDS: CTE 17.21-s024_1 () Mar 26 2018 08:55:31 ( )
[12/15 16:26:58      6s] @(#)CDS: SYNTECH 17.21-s008_1 () Mar 22 2018 10:41:39 ( )
[12/15 16:26:58      6s] @(#)CDS: CPE v17.21-s032
[12/15 16:26:58      6s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/15 16:26:58      6s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/15 16:26:58      6s] @(#)CDS: RCDB 11.12
[12/15 16:26:58      6s] --- Running on ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB) ---
[12/15 16:26:58      6s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[12/15 16:26:58      6s] **INFO: (TMPDIR-1001): The environment variable TMPDIR is not set.
Create and set the environment variable TMPDIR to '/tmp/ssv_tmpdir_5687_M1FJ2V'.
[12/15 16:26:58      6s] environment variable TMPDIR is '/tmp/ssv_tmpdir_5687_M1FJ2V'.
[12/15 16:26:59      7s] #@ Processing -files option
[12/15 16:26:59      7s] Sourcing tcl/tk file '../scripts/run.tcl' ...
[12/15 16:26:59      7s] @tempus 1> source ../scripts/run.tcl
[12/15 16:26:59      7s] #@ Begin verbose source ../scripts/run.tcl
[12/15 16:26:59      7s] @file(run.tcl) 4: read_libs {../../libs/liberty/pllclk_slow.lib.gz ../../libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz ../../libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/sram_sp_metro_ss_1p08v_1p08v_125c_syn.lib.gz}
[12/15 16:26:59      7s] Scheduling  timing library file(s) ' ../../libs/liberty/pllclk_slow.lib.gz ../../libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz ../../libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/sram_sp_metro_ss_1p08v_1p08v_125c_syn.lib.gz' to be loaded when the init_design command is issued
[12/15 16:26:59      7s] @file(run.tcl) 6: read_libs -noise_libs ../../libs/scmetro_cmos10lp_rvt_ss_1p08v_125c.cdB
[12/15 16:26:59      7s] Scheduling  cell noise library file(s) '../../libs/scmetro_cmos10lp_rvt_ss_1p08v_125c.cdB' to be loaded when the init_design command is issued
[12/15 16:26:59      7s] @file(run.tcl) 8: read_netlist "../../design/dtmf_recvr_core.v.postopt" -top dtmf_recvr_core
[12/15 16:26:59      7s] Scheduling netlist file(s) '../../design/dtmf_recvr_core.v.postopt' to be loaded when the init_design command is issued
[12/15 16:26:59      8s] #@ Begin verbose source .ssv_emulate_view_definition_5687.tcl
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 1: create_library_set -name default_emulate_libset_max -timing [list ../../libs/liberty/pllclk_slow.lib.gz ../../libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz ../../libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/sram_sp_metro_ss_1p08v_1p08v_125c_syn.lib.gz] -si [list ../../libs/scmetro_cmos10lp_rvt_ss_1p08v_125c.cdB]
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 2: create_library_set -name default_emulate_libset_min -timing [list ../../libs/liberty/pllclk_slow.lib.gz ../../libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz ../../libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/sram_sp_metro_ss_1p08v_1p08v_125c_syn.lib.gz] -si [list ../../libs/scmetro_cmos10lp_rvt_ss_1p08v_125c.cdB]
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 3: create_constraint_mode -name default_emulate_constraint_mode -sdc_files [list /dev/null]
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 4: create_timing_condition -name default_mapping_tc_2 -library_sets [list default_emulate_libset_min]
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 5: create_timing_condition -name default_mapping_tc_1 -library_sets [list default_emulate_libset_max]
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 6: create_rc_corner -name default_emulate_early_rc_corner 
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 7: create_rc_corner -name default_emulate_late_rc_corner 
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 8: create_rc_corner -name default_emulate_rc_corner 
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 9: create_delay_corner -name default_emulate_delay_corner -early_timing_condition {default_mapping_tc_2} -late_timing_condition {default_mapping_tc_1} -rc_corner default_emulate_rc_corner
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 10: create_delay_corner -name default_emulate_delay_corner_max -timing_condition {default_mapping_tc_1} -rc_corner default_emulate_rc_corner
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 11: create_delay_corner -name default_emulate_delay_corner_min -timing_condition {default_mapping_tc_2} -rc_corner default_emulate_rc_corner
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 12: create_analysis_view -name default_emulate_view -constraint_mode default_emulate_constraint_mode -delay_corner default_emulate_delay_corner
[12/15 16:26:59      8s] @file(ssv_emulate_view_definition_5687.tcl) 13: set_analysis_view -setup [list default_emulate_view] -hold [list default_emulate_view]
[12/15 16:26:59      8s] Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
[12/15 16:26:59      8s] #@ End verbose source .ssv_emulate_view_definition_5687.tcl
[12/15 16:26:59      8s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/liberty/pllclk_slow.lib.gz' ...
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'clk1x' of cell 'pllclk' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/pllclk_slow.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'clk2x' of cell 'pllclk' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/pllclk_slow.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'vcop' of cell 'pllclk' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/pllclk_slow.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'vcom' of cell 'pllclk' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/pllclk_slow.lib.gz)
[12/15 16:26:59      8s] Read 1 cells in library 'pllclk_slow' 
[12/15 16:26:59      8s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz' ...
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[15]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[14]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[13]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[12]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[11]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[10]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[9]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[8]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[7]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[6]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[5]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[4]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[3]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[2]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[1]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q[0]' of cell 'rom_via_metro' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz)
[12/15 16:26:59      8s] Read 1 cells in library 'rom_via_metro_ss_1p08v_1p08v_125c' 
[12/15 16:26:59      8s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz' ...
[12/15 16:26:59      8s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP9MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP56MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP31MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP19MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLDGCAP13MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNAMTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz)
[12/15 16:27:00      8s] Read 643 cells in library 'scmetro_cmos10lp_rvt_ss_1p08v_125c' 
[12/15 16:27:00      8s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz' ...
[12/15 16:27:00      9s] **WARN: (TECHLIB-302):	No function defined for cell 'HEAD8DRINGMTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz)
[12/15 16:27:00      9s] **WARN: (TECHLIB-302):	No function defined for cell 'HEAD8MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz)
[12/15 16:27:00      9s] **WARN: (TECHLIB-302):	No function defined for cell 'HEAD8DMTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz)
[12/15 16:27:00      9s] **WARN: (TECHLIB-302):	No function defined for cell 'HEAD64MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz)
[12/15 16:27:00      9s] **WARN: (TECHLIB-302):	No function defined for cell 'HEAD64DMTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz)
[12/15 16:27:00      9s] **WARN: (TECHLIB-302):	No function defined for cell 'HEAD32MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz)
[12/15 16:27:00      9s] **WARN: (TECHLIB-302):	No function defined for cell 'HEAD32DMTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz)
[12/15 16:27:00      9s] **WARN: (TECHLIB-302):	No function defined for cell 'HEAD16MTR'. The cell will only be used for analysis. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz)
[12/15 16:27:00      9s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/15 16:27:00      9s] Read 43 cells in library 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c' 
[12/15 16:27:00      9s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c.lib.gz' ...
[12/15 16:27:00      9s] Read 4 cells in library 'scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c' 
[12/15 16:27:00      9s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c.lib.gz' ...
[12/15 16:27:00      9s] Read 6 cells in library 'scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c' 
[12/15 16:27:00      9s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_125c.lib.gz' ...
[12/15 16:27:00      9s] Read 43 cells in library 'scmetropmk_cmos10lp_rvt_ss_1p08v_125c' 
[12/15 16:27:00      9s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/liberty/sram_sp_metro_ss_1p08v_1p08v_125c_syn.lib.gz' ...
[12/15 16:27:00      9s] Read 1 cells in library 'sram_sp_metro_ss_1p08v_1p08v_125c' 
[12/15 16:27:00      9s] Loading view definition file from .ssv_emulate_view_definition_5687.tcl
[12/15 16:27:00      9s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.15min, fe_real=0.23min, fe_mem=495.0M) ***
[12/15 16:27:00      9s] #% Begin Load netlist data ... (date=12/15 16:27:00, mem=444.2M)
[12/15 16:27:00      9s] *** Begin netlist parsing (mem=495.0M) ***
[12/15 16:27:00      9s] Reading verilog netlist '../../design/dtmf_recvr_core.v.postopt'
[12/15 16:27:00      9s] 
[12/15 16:27:00      9s] *** Memory Usage v#1 (Current mem = 517.277M, initial mem = 228.910M) ***
[12/15 16:27:00      9s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=517.3M) ***
[12/15 16:27:00      9s] #% End Load netlist data ... (date=12/15 16:27:00, total cpu=0:00:00.2, real=0:00:00.0, peak res=444.2M, current mem=409.8M)
[12/15 16:27:00      9s] Set top cell to dtmf_recvr_core.
[12/15 16:27:00      9s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[12/15 16:27:00      9s] late library set: default_emulate_libset_max
[12/15 16:27:00      9s] early library set: default_emulate_libset_min
[12/15 16:27:00      9s] Completed consistency checks. Status: Successful
[12/15 16:27:00      9s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[12/15 16:27:00      9s] late library set: default_emulate_libset_max
[12/15 16:27:00      9s] early library set: default_emulate_libset_min
[12/15 16:27:00      9s] Completed consistency checks. Status: Successful
[12/15 16:27:00      9s] Building hierarchical netlist for Cell dtmf_recvr_core ...
[12/15 16:27:00      9s] *** Netlist is unique.
[12/15 16:27:00      9s] ** info: there are 821 modules.
[12/15 16:27:00      9s] ** info: there are 9357 stdCell insts.
[12/15 16:27:00      9s] 
[12/15 16:27:00      9s] *** Memory Usage v#1 (Current mem = 569.828M, initial mem = 228.910M) ***
[12/15 16:27:01      9s] Set Default Net Delay as 1000 ps.
[12/15 16:27:01      9s] Set Default Net Load as 0.5 pF. 
[12/15 16:27:01      9s] Set Default Input Pin Transition as 0.1 ps.
Extraction setup Delayed 
[12/15 16:27:01      9s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[12/15 16:27:01      9s] late library set: default_emulate_libset_max
[12/15 16:27:01      9s] early library set: default_emulate_libset_min
[12/15 16:27:01      9s] Completed consistency checks. Status: Successful
[12/15 16:27:01      9s] Reading timing constraints file '/dev/null' ...
[12/15 16:27:01      9s] Current (total cpu=0:00:09.6, real=0:00:15.0, peak res=561.8M, current mem=561.8M)
[12/15 16:27:01      9s] Creating Cell Server ...(0, 1, 1, 1)
[12/15 16:27:01      9s] Summary for sequential cells identification: 
[12/15 16:27:01      9s]   Identified SBFF number: 146
[12/15 16:27:01      9s]   Identified MBFF number: 0
[12/15 16:27:01      9s]   Identified SB Latch number: 0
[12/15 16:27:01      9s]   Identified MB Latch number: 0
[12/15 16:27:01      9s]   Not identified SBFF number: 0
[12/15 16:27:01      9s]   Not identified MBFF number: 0
[12/15 16:27:01      9s]   Not identified SB Latch number: 0
[12/15 16:27:01      9s]   Not identified MB Latch number: 0
[12/15 16:27:01      9s]   Number of sequential cells which are not FFs: 28
[12/15 16:27:01      9s] Total number of combinational cells: 452
[12/15 16:27:01      9s] Total number of sequential cells: 174
[12/15 16:27:01      9s] Total number of tristate cells: 10
[12/15 16:27:01      9s] Total number of level shifter cells: 10
[12/15 16:27:01      9s] Total number of power gating cells: 24
[12/15 16:27:01      9s] Total number of isolation cells: 2
[12/15 16:27:01      9s] Total number of power switch cells: 0
[12/15 16:27:01      9s] Total number of pulse generator cells: 0
[12/15 16:27:01      9s] Total number of always on buffers: 0
[12/15 16:27:01      9s] Total number of retention cells: 0
[12/15 16:27:01      9s] List of usable buffers: BUFX10MTR BUFX12MTR BUFX14MTR BUFX16MTR BUFX18MTR BUFX20MTR BUFX24MTR BUFX2MTR BUFX32MTR BUFX3MTR BUFX4MTR BUFX5MTR BUFX6MTR BUFX8MTR CLKBUFX12MTR CLKBUFX16MTR CLKBUFX1MTR CLKBUFX20MTR CLKBUFX24MTR CLKBUFX2MTR CLKBUFX32MTR CLKBUFX3MTR CLKBUFX40MTR CLKBUFX4MTR CLKBUFX6MTR CLKBUFX8MTR
[12/15 16:27:01      9s] Total number of usable buffers: 26
[12/15 16:27:01      9s] List of unusable buffers:
[12/15 16:27:01      9s] Total number of unusable buffers: 0
[12/15 16:27:01      9s] List of usable inverters: CLKINVX12MTR CLKINVX16MTR CLKINVX1MTR CLKINVX20MTR CLKINVX24MTR CLKINVX2MTR CLKINVX32MTR CLKINVX3MTR CLKINVX40MTR CLKINVX4MTR CLKINVX6MTR CLKINVX8MTR INVX10MTR INVX12MTR INVX14MTR INVX16MTR INVX18MTR INVX1MTR INVX20MTR INVX24MTR INVX2MTR INVX32MTR INVX3MTR INVX4MTR INVX5MTR INVX6MTR INVXLMTR INVX8MTR
[12/15 16:27:01      9s] Total number of usable inverters: 28
[12/15 16:27:01      9s] List of unusable inverters:
[12/15 16:27:01      9s] Total number of unusable inverters: 0
[12/15 16:27:01      9s] List of identified usable delay cells: DLY1X1MTR DLY1X4MTR DLY2X1MTR DLY2X4MTR DLY3X1MTR DLY3X4MTR DLY4X4MTR DLY4X1MTR
[12/15 16:27:01      9s] Total number of identified usable delay cells: 8
[12/15 16:27:01      9s] List of identified unusable delay cells:
[12/15 16:27:01      9s] Total number of identified unusable delay cells: 0
[12/15 16:27:01      9s]  Visiting view : default_emulate_view
[12/15 16:27:01      9s] Extraction setup Started 
[12/15 16:27:01      9s] Summary of Active RC-Corners : 
[12/15 16:27:01      9s]  
[12/15 16:27:01      9s]  Analysis View: default_emulate_view
[12/15 16:27:01      9s]     RC-Corner Name        : default_emulate_rc_corner
[12/15 16:27:01      9s]     RC-Corner Index       : 0
[12/15 16:27:01      9s]     RC-Corner Temperature : 25 Celsius
[12/15 16:27:01      9s]     RC-Corner Cap Table   : ''
[12/15 16:27:01      9s]     RC-Corner PostRoute Res Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute Cap Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute XCap Factor       : 1
[12/15 16:27:01      9s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[12/15 16:27:01      9s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = -1
[12/15 16:27:01      9s]  Visiting view : default_emulate_view
[12/15 16:27:01      9s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[12/15 16:27:01      9s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = -1
[12/15 16:27:01      9s]  Setting StdDelay to 12.00
[12/15 16:27:01      9s] Creating Cell Server, finished. 
[12/15 16:27:01      9s] 
[12/15 16:27:01      9s] Deleting Cell Server ...
[12/15 16:27:01      9s] Extraction setup Started 
[12/15 16:27:01      9s] Summary of Active RC-Corners : 
[12/15 16:27:01      9s]  
[12/15 16:27:01      9s]  Analysis View: default_emulate_view
[12/15 16:27:01      9s]     RC-Corner Name        : default_emulate_rc_corner
[12/15 16:27:01      9s]     RC-Corner Index       : 0
[12/15 16:27:01      9s]     RC-Corner Temperature : 125 Celsius
[12/15 16:27:01      9s]     RC-Corner Cap Table   : ''
[12/15 16:27:01      9s]     RC-Corner PostRoute Res Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute Cap Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute XCap Factor       : 1
[12/15 16:27:01      9s] Extraction setup Started 
[12/15 16:27:01      9s] Summary of Active RC-Corners : 
[12/15 16:27:01      9s]  
[12/15 16:27:01      9s]  Analysis View: default_emulate_view
[12/15 16:27:01      9s]     RC-Corner Name        : default_emulate_rc_corner
[12/15 16:27:01      9s]     RC-Corner Index       : 0
[12/15 16:27:01      9s]     RC-Corner Temperature : 125 Celsius
[12/15 16:27:01      9s]     RC-Corner Cap Table   : ''
[12/15 16:27:01      9s]     RC-Corner PostRoute Res Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute Cap Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute XCap Factor       : 1
[12/15 16:27:01      9s] Extraction setup Started 
[12/15 16:27:01      9s] Summary of Active RC-Corners : 
[12/15 16:27:01      9s]  
[12/15 16:27:01      9s]  Analysis View: default_emulate_view
[12/15 16:27:01      9s]     RC-Corner Name        : default_emulate_rc_corner
[12/15 16:27:01      9s]     RC-Corner Index       : 0
[12/15 16:27:01      9s]     RC-Corner Temperature : 125 Celsius
[12/15 16:27:01      9s]     RC-Corner Cap Table   : ''
[12/15 16:27:01      9s]     RC-Corner PostRoute Res Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute Cap Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute XCap Factor       : 1
[12/15 16:27:01      9s] @file(run.tcl) 9: init_design 
[12/15 16:27:01      9s] Set Default Net Delay as 1000 ps.
[12/15 16:27:01      9s] Set Default Net Load as 0.5 pF. 
[12/15 16:27:01      9s] Set Default Input Pin Transition as 0.1 ps.
[12/15 16:27:01      9s] @file(run.tcl) 11: source ../scripts/dtmf_recvr_core.view
[12/15 16:27:01      9s] #@ Begin verbose source ../scripts/dtmf_recvr_core.view
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 4: create_library_set -name default_emulate_libset_max -timing {../../libs/liberty/pllclk_slow.lib.gz ../../libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz ../../libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/sram_sp_metro_ss_1p08v_1p08v_125c_syn.lib.gz}
[12/15 16:27:01      9s] The existing library_set 'default_emulate_libset_max' has been replaced with new attributes.
[12/15 16:27:01      9s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[12/15 16:27:01      9s] late library set: default_emulate_libset_max
[12/15 16:27:01      9s] early library set: default_emulate_libset_min
[12/15 16:27:01      9s] Completed consistency checks. Status: Successful
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 5: create_library_set -name default_emulate_libset_min -timing {../../libs/liberty/pllclk_slow.lib.gz ../../libs/liberty/rom_via_metro_ss_1p08v_1p08v_125c_syn.lib.gz ../../libs/liberty/scmetro_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c.lib.gz ../../libs/liberty/scmetropmk_cmos10lp_rvt_ss_1p08v_125c.lib.gz ../../libs/liberty/sram_sp_metro_ss_1p08v_1p08v_125c_syn.lib.gz}
[12/15 16:27:01      9s] The existing library_set 'default_emulate_libset_min' has been replaced with new attributes.
[12/15 16:27:01      9s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[12/15 16:27:01      9s] late library set: default_emulate_libset_max
[12/15 16:27:01      9s] early library set: default_emulate_libset_min
[12/15 16:27:01      9s] Completed consistency checks. Status: Successful
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 7: create_timing_condition -name default_mapping_tc_2 -library_sets [list default_emulate_libset_max]
[12/15 16:27:01      9s] The existing timing condition 'default_mapping_tc_2' has been replaced with new attributes.
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 8: create_timing_condition -name default_mapping_tc_1 -library_sets [list default_emulate_libset_min]
[12/15 16:27:01      9s] The existing timing condition 'default_mapping_tc_1' has been replaced with new attributes.
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 10: create_rc_corner -name default_emulate_early_rc_corner
[12/15 16:27:01      9s] The existing rc_corner 'default_emulate_early_rc_corner' has been replaced with new attributes.
[12/15 16:27:01      9s] Extraction setup Started 
[12/15 16:27:01      9s] Summary of Active RC-Corners : 
[12/15 16:27:01      9s]  
[12/15 16:27:01      9s]  Analysis View: default_emulate_view
[12/15 16:27:01      9s]     RC-Corner Name        : default_emulate_rc_corner
[12/15 16:27:01      9s]     RC-Corner Index       : 0
[12/15 16:27:01      9s]     RC-Corner Temperature : 125 Celsius
[12/15 16:27:01      9s]     RC-Corner Cap Table   : ''
[12/15 16:27:01      9s]     RC-Corner PostRoute Res Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute Cap Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute XCap Factor       : 1
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 11: create_rc_corner -name default_emulate_late_rc_corner
[12/15 16:27:01      9s] The existing rc_corner 'default_emulate_late_rc_corner' has been replaced with new attributes.
[12/15 16:27:01      9s] Extraction setup Started 
[12/15 16:27:01      9s] Summary of Active RC-Corners : 
[12/15 16:27:01      9s]  
[12/15 16:27:01      9s]  Analysis View: default_emulate_view
[12/15 16:27:01      9s]     RC-Corner Name        : default_emulate_rc_corner
[12/15 16:27:01      9s]     RC-Corner Index       : 0
[12/15 16:27:01      9s]     RC-Corner Temperature : 125 Celsius
[12/15 16:27:01      9s]     RC-Corner Cap Table   : ''
[12/15 16:27:01      9s]     RC-Corner PostRoute Res Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute Cap Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute XCap Factor       : 1
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 12: create_rc_corner -name default_emulate_rc_corner
[12/15 16:27:01      9s] The existing rc_corner 'default_emulate_rc_corner' has been replaced with new attributes.
[12/15 16:27:01      9s] Extraction setup Started 
[12/15 16:27:01      9s] Summary of Active RC-Corners : 
[12/15 16:27:01      9s]  
[12/15 16:27:01      9s]  Analysis View: default_emulate_view
[12/15 16:27:01      9s]     RC-Corner Name        : default_emulate_rc_corner
[12/15 16:27:01      9s]     RC-Corner Index       : 0
[12/15 16:27:01      9s]     RC-Corner Temperature : 25 Celsius
[12/15 16:27:01      9s]     RC-Corner Cap Table   : ''
[12/15 16:27:01      9s]     RC-Corner PostRoute Res Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute Cap Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute XCap Factor       : 1
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 14: create_constraint_mode -name default_emulate_constraint_mode -sdc_files {../scripts/dtmf_recvr_core.sdc}
[12/15 16:27:01      9s] The existing constraint_mode 'default_emulate_constraint_mode' has been replaced with new attributes.
[12/15 16:27:01      9s] Reading timing constraints file '../scripts/dtmf_recvr_core.sdc' ...
[12/15 16:27:01      9s] Current (total cpu=0:00:09.9, real=0:00:15.0, peak res=561.8M, current mem=547.9M)
[12/15 16:27:01      9s] dtmf_recvr_core
[12/15 16:27:01      9s] INFO (CTE): Constraints read successfully.
[12/15 16:27:01      9s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=593.4M, current mem=593.4M)
[12/15 16:27:01      9s] Current (total cpu=0:00:09.9, real=0:00:15.0, peak res=593.4M, current mem=593.4M)
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 18: create_delay_corner -name default_emulate_delay_corner -early_timing_condition {default_mapping_tc_1} -late_timing_condition {default_mapping_tc_2} -rc_corner {default_emulate_rc_corner} 
[12/15 16:27:01      9s] The existing delay_corner 'default_emulate_delay_corner' has been replaced with new attributes.
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 20: create_analysis_view -name default_emulate_view -constraint_mode {default_emulate_constraint_mode} -delay_corner {default_emulate_delay_corner}
[12/15 16:27:01      9s] The existing analysis_view 'default_emulate_view' has been replaced with new attributes.
[12/15 16:27:01      9s] @file(dtmf_recvr_core.view) 21: set_analysis_view -setup {default_emulate_view} -hold {default_emulate_view}
[12/15 16:27:01      9s] Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
[12/15 16:27:01      9s] Extraction setup Started 
[12/15 16:27:01      9s] Summary of Active RC-Corners : 
[12/15 16:27:01      9s]  
[12/15 16:27:01      9s]  Analysis View: default_emulate_view
[12/15 16:27:01      9s]     RC-Corner Name        : default_emulate_rc_corner
[12/15 16:27:01      9s]     RC-Corner Index       : 0
[12/15 16:27:01      9s]     RC-Corner Temperature : 25 Celsius
[12/15 16:27:01      9s]     RC-Corner Cap Table   : ''
[12/15 16:27:01      9s]     RC-Corner PostRoute Res Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute Cap Factor        : 1
[12/15 16:27:01      9s]     RC-Corner PostRoute XCap Factor       : 1
[12/15 16:27:02     10s] Reading timing constraints file '../scripts/dtmf_recvr_core.sdc' ...
[12/15 16:27:02     10s] Current (total cpu=0:00:10.1, real=0:00:16.0, peak res=600.2M, current mem=600.2M)
[12/15 16:27:02     10s] dtmf_recvr_core
[12/15 16:27:02     10s] INFO (CTE): Constraints read successfully.
[12/15 16:27:02     10s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=600.2M, current mem=593.1M)
[12/15 16:27:02     10s] Current (total cpu=0:00:10.1, real=0:00:16.0, peak res=600.2M, current mem=593.1M)
[12/15 16:27:02     10s] Creating Cell Server ...(0, 1, 1, 1)
[12/15 16:27:02     10s] Summary for sequential cells identification: 
[12/15 16:27:02     10s]   Identified SBFF number: 146
[12/15 16:27:02     10s]   Identified MBFF number: 0
[12/15 16:27:02     10s]   Identified SB Latch number: 0
[12/15 16:27:02     10s]   Identified MB Latch number: 0
[12/15 16:27:02     10s]   Not identified SBFF number: 0
[12/15 16:27:02     10s]   Not identified MBFF number: 0
[12/15 16:27:02     10s]   Not identified SB Latch number: 0
[12/15 16:27:02     10s]   Not identified MB Latch number: 0
[12/15 16:27:02     10s]   Number of sequential cells which are not FFs: 28
[12/15 16:27:02     10s] Total number of combinational cells: 448
[12/15 16:27:02     10s] Total number of sequential cells: 174
[12/15 16:27:02     10s] Total number of tristate cells: 10
[12/15 16:27:02     10s] Total number of level shifter cells: 10
[12/15 16:27:02     10s] Total number of power gating cells: 24
[12/15 16:27:02     10s] Total number of isolation cells: 2
[12/15 16:27:02     10s] Total number of power switch cells: 0
[12/15 16:27:02     10s] Total number of pulse generator cells: 0
[12/15 16:27:02     10s] Total number of always on buffers: 4
[12/15 16:27:02     10s] Total number of retention cells: 0
[12/15 16:27:02     10s] List of usable buffers: BUFX10MTR BUFX12MTR BUFX14MTR BUFX16MTR BUFX18MTR BUFX20MTR BUFX24MTR BUFX2MTR BUFX32MTR BUFX3MTR BUFX4MTR BUFX5MTR BUFX6MTR BUFX8MTR CLKBUFX12MTR CLKBUFX16MTR CLKBUFX1MTR CLKBUFX20MTR CLKBUFX24MTR CLKBUFX2MTR CLKBUFX32MTR CLKBUFX3MTR CLKBUFX40MTR CLKBUFX4MTR CLKBUFX6MTR CLKBUFX8MTR
[12/15 16:27:02     10s] Total number of usable buffers: 26
[12/15 16:27:02     10s] List of unusable buffers:
[12/15 16:27:02     10s] Total number of unusable buffers: 0
[12/15 16:27:02     10s] List of usable inverters: CLKINVX12MTR CLKINVX16MTR CLKINVX1MTR CLKINVX20MTR CLKINVX24MTR CLKINVX2MTR CLKINVX32MTR CLKINVX3MTR CLKINVX40MTR CLKINVX4MTR CLKINVX6MTR CLKINVX8MTR INVX10MTR INVX12MTR INVX14MTR INVX16MTR INVX18MTR INVX1MTR INVX20MTR INVX24MTR INVX2MTR INVX32MTR INVX3MTR INVX4MTR INVX5MTR INVX6MTR INVXLMTR INVX8MTR
[12/15 16:27:02     10s] Total number of usable inverters: 28
[12/15 16:27:02     10s] List of unusable inverters:
[12/15 16:27:02     10s] Total number of unusable inverters: 0
[12/15 16:27:02     10s] List of identified usable delay cells: DLY1X1MTR DLY1X4MTR DLY2X1MTR DLY2X4MTR DLY3X1MTR DLY3X4MTR DLY4X4MTR DLY4X1MTR
[12/15 16:27:02     10s] Total number of identified usable delay cells: 8
[12/15 16:27:02     10s] List of identified unusable delay cells:
[12/15 16:27:02     10s] Total number of identified unusable delay cells: 0
[12/15 16:27:02     10s]  Visiting view : default_emulate_view
[12/15 16:27:02     10s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[12/15 16:27:02     10s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = -1
[12/15 16:27:02     10s]  Visiting view : default_emulate_view
[12/15 16:27:02     10s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[12/15 16:27:02     10s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = -1
[12/15 16:27:02     10s]  Setting StdDelay to 12.00
[12/15 16:27:02     10s] Creating Cell Server, finished. 
[12/15 16:27:02     10s] 
[12/15 16:27:02     10s] Deleting Cell Server ...
[12/15 16:27:02     10s] #@ End verbose source ../scripts/dtmf_recvr_core.view
[12/15 16:27:02     10s] @file(run.tcl) 13: read_sdc ../scripts/dtmf_recvr_core.sdc
[12/15 16:27:02     10s] Current (total cpu=0:00:10.2, real=0:00:16.0, peak res=600.2M, current mem=593.8M)
[12/15 16:27:02     10s] dtmf_recvr_core
[12/15 16:27:02     10s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'refclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../scripts/dtmf_recvr_core.sdc, Line 10).
[12/15 16:27:02     10s] 
[12/15 16:27:02     10s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'm_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../scripts/dtmf_recvr_core.sdc, Line 11).
[12/15 16:27:02     10s] 
[12/15 16:27:02     10s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'm_rcc_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../scripts/dtmf_recvr_core.sdc, Line 13).
[12/15 16:27:02     10s] 
[12/15 16:27:02     10s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'm_spi_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../scripts/dtmf_recvr_core.sdc, Line 14).
[12/15 16:27:02     10s] 
[12/15 16:27:02     10s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'm_dsram_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../scripts/dtmf_recvr_core.sdc, Line 16).
[12/15 16:27:02     10s] 
[12/15 16:27:02     10s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'm_ram_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../scripts/dtmf_recvr_core.sdc, Line 17).
[12/15 16:27:02     10s] 
[12/15 16:27:02     10s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'm_digit_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File ../scripts/dtmf_recvr_core.sdc, Line 18).
[12/15 16:27:02     10s] 
[12/15 16:27:02     10s] INFO (CTE): Reading of timing constraints file ../scripts/dtmf_recvr_core.sdc completed, with 7 WARNING
[12/15 16:27:02     10s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=597.4M, current mem=597.4M)
[12/15 16:27:02     10s] Current (total cpu=0:00:10.2, real=0:00:16.0, peak res=600.2M, current mem=597.4M)
[12/15 16:27:02     10s] @file(run.tcl) 15: set_power_rail -force -power {VDD Avdd VDD_sw VDDL_sw VDDL}
[12/15 16:27:02     10s] *INFO: createPowerSupply VDD  -power -voltage 1.080
[12/15 16:27:02     10s] *INFO: createPowerSupply Avdd  -power -voltage 1.080
[12/15 16:27:02     10s] *INFO: createPowerSupply VDD_sw  -power -voltage 1.080
[12/15 16:27:02     10s] *INFO: createPowerSupply VDDL_sw  -power -voltage 1.080
[12/15 16:27:02     10s] *INFO: createPowerSupply VDDL  -power -voltage 1.080
[12/15 16:27:02     10s] @file(run.tcl) 16: set_power_rail -force -ground {VSS Avss}
[12/15 16:27:02     10s] *INFO: createPowerSupply VSS -ground -voltage 0.000
[12/15 16:27:02     10s] *INFO: createPowerSupply Avss -ground -voltage 0.000
[12/15 16:27:02     10s] @file(run.tcl) 18: read_spef ../../design/dtmf_recvr_core.spef.all14.postopt
[12/15 16:27:02     10s] read_spef Option :  -rc_corner default_emulate_rc_corner ../../design/dtmf_recvr_core.spef.all14.postopt -noStarN 
[12/15 16:27:02     10s] 
[12/15 16:27:02     10s] SPEF files for RC Corner default_emulate_rc_corner:
[12/15 16:27:02     10s] Top-level spef file '../../design/dtmf_recvr_core.spef.all14.postopt'.
[12/15 16:27:02     10s] Number of corners: 1
[12/15 16:27:02     10s] Start spef parsing (MEM=737.547).
[12/15 16:27:02     10s] Number of parallel threads processing the nets is: 1
[12/15 16:27:02     10s] Maximum backlog used in parser: 50.
[12/15 16:27:02     10s] Reading multiple SPEF files in parallel.
[12/15 16:27:02     10s] RCDB /tmp/ssv_tmpdir_5687_M1FJ2V/dtmf_recvr_core_5687_mZbN4x.rcdb.d/dtmf_recvr_core.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 737.5M)
[12/15 16:27:02     10s] Creating parasitic data file '/tmp/ssv_tmpdir_5687_M1FJ2V/dtmf_recvr_core_5687_mZbN4x.rcdb.d/dtmf_recvr_core.rcdb.d' for storing RC.
[12/15 16:27:02     10s] SPEF file ../../design/dtmf_recvr_core.spef.all14.postopt.
[12/15 16:27:02     10s] The SPEF file, '../../design/dtmf_recvr_core.spef.all14.postopt', has encountered the error/warning message(s) during its reading.
[12/15 16:27:02     10s] **WARN: (SPEF-1124):	Invalid capacitor node (power_switch_enable:25) found in D_NET (TDSP_CORE_INST1/MPY_32_INST/M16X16_INST/mul_8_14/n_427) that starts on line 201182. The net has no driver pin. Check the SPEF file is valid, correct as needed and read it again.
[12/15 16:27:02     10s] **WARN: (SPEF-1124):	Invalid capacitor node (power_switch_enable:1) found in D_NET (TDSP_CORE_INST1/MPY_32_INST/M16X16_INST/mul_8_14/n_427) that starts on line 201182. The net has no driver pin. Check the SPEF file is valid, correct as needed and read it again.
[12/15 16:27:02     10s] **WARN: (SPEF-1132):	An invalid or ignored D_NET reference (power_switch_enable) is detected in D_NET. The net has no driver pin. This D_NET starts on line 489388. Check the SPEF file is valid, correct as needed and read it again.
[12/15 16:27:02     10s] Number of Resistors     : 207111
[12/15 16:27:02     10s] Number of Ground Caps   : 217321
[12/15 16:27:02     10s] Number of Coupling Caps : 31888
[12/15 16:27:02     10s] 
[12/15 16:27:02     10s] RCDB /tmp/ssv_tmpdir_5687_M1FJ2V/dtmf_recvr_core_5687_mZbN4x.rcdb.d/dtmf_recvr_core.rcdb.d Creation Completed (CPU Time= 0:00:00.5  MEM= 769.6M)
[12/15 16:27:02     10s] End spef parsing (MEM=737.547 CPU=0:00:00.5 REAL=0:00:00.0).
[12/15 16:27:02     10s] Spef for RC Corner 'default_emulate_rc_corner' was previously specified. Dropping the previous specification.
[12/15 16:27:02     10s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=737.547M)
[12/15 16:27:02     10s] Opening parasitic data file '/tmp/ssv_tmpdir_5687_M1FJ2V/dtmf_recvr_core_5687_mZbN4x.rcdb.d/dtmf_recvr_core.rcdb.d' for reading.
[12/15 16:27:02     10s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=737.547M)
[12/15 16:27:02     10s] 33 nets are missing in SPEF file. The names of these nets are saved in ./default_emulate_rc_corner.missing_nets.rpt.
[12/15 16:27:02     10s] @file(run.tcl) 20: set_db timing_analysis_type ocv
[12/15 16:27:02     10s] **WARN: (UI-290):	Analysis type switched to onChipVariation, set_timing_derate will only apply to ocv/single, but not bcwc.
[12/15 16:27:02     10s] @file(run.tcl) 21: update_timing -full
[12/15 16:27:02     10s] #################################################################################
[12/15 16:27:02     10s] # Design Name: dtmf_recvr_core
[12/15 16:27:02     10s] # Design Mode: 65nm
[12/15 16:27:02     10s] # Analysis Mode: MMMC OCV 
[12/15 16:27:02     10s] # Parasitics Mode: SPEF/RCDB
[12/15 16:27:02     10s] # Signoff Settings: SI Off 
[12/15 16:27:02     10s] #################################################################################
[12/15 16:27:03     11s] Topological Sorting (REAL = 0:00:00.0, MEM = 745.6M, InitMEM = 744.2M)
[12/15 16:27:03     11s] Start delay calculation (fullDC) (1 T). (MEM=745.598)
[12/15 16:27:03     11s] AAE DB initialization (MEM=764.676 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/15 16:27:03     11s] AAE_INFO: Cdb files are: 
[12/15 16:27:03     11s]  	../../libs/scmetro_cmos10lp_rvt_ss_1p08v_125c.cdB
[12/15 16:27:03     11s]  
[12/15 16:27:03     11s] Start AAE Lib Loading. (MEM=764.676)
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (IMPESI-3311):	Pin A of Cell ADDFHX1MTR for timing library scmetro_cmos10lp_rvt_ss_1p08v_125c has different voltage for the vivo between CDB(0.9) and timing library(1.08). This vivo will be ignored.
[12/15 16:27:03     11s] **WARN: (EMS-62):	Message <IMPESI-3311> has exceeded the default message display limit of 20.
[12/15 16:27:03     11s] To avoid this warning, increase the display limit per unique message by
[12/15 16:27:03     11s] using the set_message -limit <number> command.
[12/15 16:27:03     11s] The message limit can be removed by using the set_message -no_limit command.
[12/15 16:27:03     11s] Note that setting a very large number using the set_message -limit command
[12/15 16:27:03     11s] or removing the message limit using the set_message -no_limit command can
[12/15 16:27:03     11s] significantly increase the log file size.
[12/15 16:27:03     11s] To suppress a message, use the set_message -suppress command.
[12/15 16:27:04     12s] End AAE Lib Loading. (MEM=916.621 CPU=0:00:01.1 Real=0:00:01.0)
[12/15 16:27:04     12s] End AAE Lib Interpolated Model. (MEM=916.621 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 16:27:04     12s] First Iteration Infinite Tw... 
[12/15 16:27:04     12s] Opening parasitic data file '/tmp/ssv_tmpdir_5687_M1FJ2V/dtmf_recvr_core_5687_mZbN4x.rcdb.d/dtmf_recvr_core.rcdb.d' for reading.
[12/15 16:27:04     12s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 899.5M)
[12/15 16:27:04     12s] AAE_INFO: 1 threads acquired from CTE.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN32_tdsp_data_out_14_, driver FE_OFC32_tdsp_data_out_14_/Y voltage 1.08 does not match reveiver RAM_128x16_TEST_INST/CPF_LS__HIER_INST_1/CPF_LS_13_n_246/A voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/TDSP_CORE_MACH_INST/phi_1_reg/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[15]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[14]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[13]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[12]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[11]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[10]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[6]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[8]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[7]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/EXECUTE_INST/pc_reg[5]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[15]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/ir_reg[6]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[5]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/ir_reg[15]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[6]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[13]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[12]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[11]/SE voltage 0.9.
[12/15 16:27:04     12s] **WARN: (EMS-62):	Message <IMPMSMV-1810> has exceeded the default message display limit of 20.
[12/15 16:27:04     12s] To avoid this warning, increase the display limit per unique message by
[12/15 16:27:04     12s] using the set_message -limit <number> command.
[12/15 16:27:04     12s] The message limit can be removed by using the set_message -no_limit command.
[12/15 16:27:04     12s] Note that setting a very large number using the set_message -limit command
[12/15 16:27:04     12s] or removing the message limit using the set_message -no_limit command can
[12/15 16:27:04     12s] significantly increase the log file size.
[12/15 16:27:04     12s] To suppress a message, use the set_message -suppress command.
[12/15 16:27:04     12s] **WARN: (IMPESI-3086):	The cell 'SDRFFRX1MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:04     12s] **WARN: (IMPESI-3086):	The cell 'SDRFFRX2MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:04     12s] **WARN: (IMPESI-3086):	The cell 'SDRFFDX1MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:04     12s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk_slow' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:04     12s] **WARN: (IMPESI-3086):	The cell 'rom_via_metro' does not have characterized noise model(s) for 'rom_via_metro_ss_1p08v_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:04     12s] **WARN: (IMPESI-3086):	The cell 'HEAD8DRINGMTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:04     12s] **WARN: (IMPESI-3086):	The cell 'sram_sp_metro' does not have characterized noise model(s) for 'sram_sp_metro_ss_1p08v_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:04     12s] **WARN: (IMPESI-3086):	The cell 'HEAD8DMTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:04     12s] **WARN: (IMPESI-3086):	The cell 'LVLHLEHX2MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:05     12s] **WARN: (IMPESI-3086):	The cell 'CLKOR2X1MTR' does not have characterized noise model(s) for 'scmetro_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:05     12s] **WARN: (IMPESI-3086):	The cell 'BUFGX8MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:05     12s] **WARN: (IMPESI-3086):	The cell 'BUFGX2MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:05     12s] **WARN: (IMPESI-3086):	The cell 'ISOLNX2MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:05     12s] **WARN: (IMPESI-3086):	The cell 'LVLLHEHX8MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:05     13s] **WARN: (IMPESI-3086):	The cell 'LVLLHEHX2MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:27:06     14s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/15 16:27:06     14s] End delay calculation. (MEM=929.148 CPU=0:00:01.9 REAL=0:00:02.0)
[12/15 16:27:06     14s] End delay calculation (fullDC). (MEM=921.148 CPU=0:00:03.3 REAL=0:00:03.0)
[12/15 16:27:06     14s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 921.1M) ***
[12/15 16:27:06     14s] **ERROR: (TA-1014):	Detected a missing clock arrival for one transition in view default_emulate_view at pin PLLCLK_INST/clk2x because a timing arc of this pin allows only one transition to propagate. No clock will propagate beyond this pin.
[12/15 16:27:07     14s] #@ End verbose source ../scripts/run.tcl
[12/15 16:27:07     14s] @tempus 2> get_db *cppr*

[12/15 16:27:17     15s] Object: root:/
[12/15 16:27:17     15s]   timing_analysis_cppr:  none
[12/15 16:27:17     15s]   timing_cppr_opposite_edge_mean_scale_factor:  1.0
[12/15 16:27:17     15s]   timing_cppr_opposite_edge_sigma_scale_factor:  1.0
[12/15 16:27:17     15s]   timing_cppr_propagate_thru_latches:  false
[12/15 16:27:17     15s]   timing_cppr_remove_clock_to_data_pessimism:  false
[12/15 16:27:17     15s]   timing_cppr_self_loop_mode:  true
[12/15 16:27:17     15s]   timing_cppr_skip_clock_reconvergence:  false
[12/15 16:27:17     15s]   timing_cppr_skip_clock_reconvergence_for_unmatched_clocks:  false
[12/15 16:27:17     15s]   timing_cppr_threshold_ps:  20.0
[12/15 16:27:17     15s]   timing_cppr_transition_sense:  normal
[12/15 16:27:17     15s]   timing_enable_pessimistic_cppr_for_reconvergent_clock_paths:  false
[12/15 16:27:17     15s]   timing_enable_report_cppr_clock_style_check_compatibility:  false
[12/15 16:27:17     15s]   timing_enable_si_cppr:  true
[12/15 16:27:17     15s]   timing_report_enable_cppr_point:  false
[12/15 16:27:17     15s] 
[12/15 16:27:17     15s] @tempus 3> report_timing
###############################################################
[12/15 16:27:32     15s] #  Generated by:      Cadence Tempus 17.21-s086_1
[12/15 16:27:32     15s] #  OS:                Linux x86_64(Host ID ra01)
[12/15 16:27:32     15s] #  Generated on:      Mon Dec 15 16:27:32 2025
[12/15 16:27:32     15s] #  Design:            dtmf_recvr_core
[12/15 16:27:32     15s] #  Command:           report_timing
[12/15 16:27:32     15s] ###############################################################
[12/15 16:27:32     15s] Path 1: VIOLATED (-1.371 ns) Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK->D[15]
[12/15 16:27:32     15s]               Group: m_dsram_clk
[12/15 16:27:32     15s]          Startpoint: (F) tdsp_sel
[12/15 16:27:32     15s]               Clock:
[12/15 16:27:32     15s]            Endpoint: (R) RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]
[12/15 16:27:32     15s]               Clock: (R) m_dsram_clk
[12/15 16:27:32     15s] 
[12/15 16:27:32     15s]                        Capture       Launch
[12/15 16:27:32     15s]          Clock Edge:+    4.000        0.000
[12/15 16:27:32     15s]         Src Latency:+    0.000        0.000
[12/15 16:27:32     15s]         Net Latency:+    0.000 (P)    0.000 (I)
[12/15 16:27:32     15s]             Arrival:=    4.000        0.000
[12/15 16:27:32     15s] 
[12/15 16:27:32     15s]               Setup:-    0.309
[12/15 16:27:32     15s]       Required Time:=    3.691
[12/15 16:27:32     15s]        Launch Clock:=    0.000
[12/15 16:27:32     15s]           Data Path:+    5.062
[12/15 16:27:32     15s]               Slack:=   -1.371
[12/15 16:27:32     15s] 
[12/15 16:27:32     15s] #-----------------------------------------------------------------------------------------------------------------
[12/15 16:27:32     15s] # Timing Point                                Flags  Arc       Edge  Cell           Fanout  Trans   Delay  Arrival  
[12/15 16:27:32     15s] #                                                                                            (ns)    (ns)     (ns)  
[12/15 16:27:32     15s] #-----------------------------------------------------------------------------------------------------------------
[12/15 16:27:32     15s]   tdsp_sel                                    -      tdsp_sel  F     (arrival)           1  0.004   0.004    0.004  
[12/15 16:27:32     15s]   TDSP_CORE_MUX_INST/g506/Y                   -      A->Y      R     INVX2MTR           12  0.007   0.623    0.627  
[12/15 16:27:32     15s]   TDSP_CORE_MUX_INST/g505/Y                   -      A->Y      F     INVX2MTR           27  1.272   1.078    1.705  
[12/15 16:27:32     15s]   TDSP_CORE_MUX_INST/g516/Y                   -      A->Y      R     INVX2MTR           15  1.171   1.183    2.888  
[12/15 16:27:32     15s]   TDSP_CORE_MUX_INST/g497/Y                   -      A1->Y     R     AO22X2MTR          11  1.411   1.041    3.928  
[12/15 16:27:32     15s]   DATA_SAMPLE_MUX_INST/g279/Y                 -      A1N->Y    R     OAI2B1X2MTR         2  1.493   0.895    4.823  
[12/15 16:27:32     15s]   RAM_256x16_TEST_INST/FE_RC_76_0/Y           -      A->Y      R     CLKBUFX16MTR        1  1.318   0.239    5.062  
[12/15 16:27:32     15s]   RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]  -      D[15]     R     sram_sp_metro       1  0.150   0.003    5.062  
[12/15 16:27:32     15s] #-----------------------------------------------------------------------------------------------------------------
[12/15 16:27:32     15s] 
[12/15 16:27:32     15s] @tempus 4> get_analysis_view

[12/15 16:29:24     21s] Usage: get_analysis_view [-help] <view_name> {-constraint_mode | -delay_corner }
[12/15 16:29:24     21s] 
[12/15 16:29:24     21s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "get_analysis_view".
[12/15 16:29:24     21s] 
[12/15 16:29:24     21s] @tempus 5> get_db *
**ERROR: (IMPCCOPT-2004):	Cannot run get_db clock_spines as no clock trees are defined.
[12/15 16:29:35     22s] **WARN: (GLOBAL-100):	Global 'timing_aocv_slack_threshold' has become obsolete. It will be removed in the next release.
[12/15 16:29:35     22s] **WARN: (IMPUDM-33):	Global variable "timing_disable_parallel_arcs" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/15 16:29:35     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_path_exception_to_pin_compatibility" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/15 16:29:35     22s] **WARN: (GLOBAL-100):	Global 'timing_enable_path_exception_to_pin_compatibility' has become obsolete. It will be removed in the next release.
[12/15 16:29:35     22s] **WARN: (GLOBAL-100):	Global 'timing_library_support_multi_seq_elem' has become obsolete. It will be removed in the next release.
[12/15 16:29:35     22s] **WARN: (IMPUDM-33):	Global variable "timing_socv_analysis_nsigma_multiplier" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/15 16:29:35     22s] Object: root:/
[12/15 16:29:35     22s]   add_fillers_cells:     {}
[12/15 16:29:35     22s]   add_fillers_prefix:    {}
[12/15 16:29:35     22s]   add_fillers_with_drc:  true
[12/15 16:29:35     22s]   add_route_vias_auto:   false
[12/15 16:29:35     22s]   add_route_vias_ndr_only:  false
[12/15 16:29:35     22s]   add_tieoffs_cells:     {}
[12/15 16:29:35     22s]   add_tieoffs_create_hports:  false
[12/15 16:29:35     22s]   add_tieoffs_honor_dont_touch:  false
[12/15 16:29:35     22s]   add_tieoffs_honor_dont_use:  false
[12/15 16:29:35     22s]   add_tieoffs_max_distance:  0.0
[12/15 16:29:35     22s]   add_tieoffs_max_fanout:  0
[12/15 16:29:35     22s]   add_tieoffs_prefix:    {}
[12/15 16:29:35     22s]   add_tieoffs_report_hports:  false
[12/15 16:29:35     22s]   analysis_views:        analysis_view:dtmf_recvr_core/default_emulate_view
[12/15 16:29:35     22s]   attributes:            attribute:obj_type/accept_user_defined_attributes attribute:obj_type/attributes attribute:obj_type/help 
[12/15 16:29:35     22s]                          attribute:obj_type/name attribute:obj_type/obj_type attribute:design/analysis_views attribute:design/area 
[12/15 16:29:35     22s]                          attribute:design/bbox attribute:design/boundaries attribute:design/boundary ... (total length 2784)
[12/15 16:29:35     22s]   auto_file_dir:         ./
[12/15 16:29:35     22s]   auto_file_prefix:      {}
[12/15 16:29:35     22s]   base_cells:            base_cell:sram_sp_metro base_cell:LVLHLEHX2MTR base_cell:LVLHLEHX8MTR base_cell:LVLHLELX2MTR 
[12/15 16:29:35     22s]                          base_cell:LVLHLELX8MTR base_cell:LVLHLX2MTR base_cell:LVLHLX8MTR base_cell:LVLLHEHX2MTR base_cell:LVLLHEHX8MTR 
[12/15 16:29:35     22s]                          base_cell:LVLLHX2MTR ... (total length 699)
[12/15 16:29:35     22s]   base_pins:             {base_pin:sram_sp_metro/Q[15]} {base_pin:sram_sp_metro/Q[14]} {base_pin:sram_sp_metro/Q[13]} 
[12/15 16:29:35     22s]                          {base_pin:sram_sp_metro/Q[12]} {base_pin:sram_sp_metro/Q[11]} {base_pin:sram_sp_metro/Q[10]} 
[12/15 16:29:35     22s]                          {base_pin:sram_sp_metro/Q[9]} {base_pin:sram_sp_metro/Q[8]} {base_pin:sram_sp_metro/Q[7]} 
[12/15 16:29:35     22s]                          {base_pin:sram_sp_metro/Q[6]} ... (total length 3069)
[12/15 16:29:35     22s]   bumps:                 {}
[12/15 16:29:35     22s]   busses:                {} {} {} {} {} {} {} {} {} {} ... (total length 5749)
[12/15 16:29:35     22s]   categories:            {add_fillers add_route_vias add_tieoffs cts delaycal design eco extract_rc flow get_db ilm init metric 
[12/15 16:29:35     22s]                          oa_read_write opt opt_signoff partition place power power_intent program read_physical route route_special si 
[12/15 16:29:35     22s]                          system tech timing write_db write_def write_netlist}
[12/15 16:29:35     22s]   clock_spines:          {}
[12/15 16:29:35     22s]   clock_tree_source_groups:  {}
[12/15 16:29:35     22s]   clock_trees:           {}
[12/15 16:29:35     22s]   clocks:                clock:dtmf_recvr_core/default_emulate_view/refclk clock:dtmf_recvr_core/default_emulate_view/m_clk 
[12/15 16:29:35     22s]                          clock:dtmf_recvr_core/default_emulate_view/m_rcc_clk clock:dtmf_recvr_core/default_emulate_view/m_spi_clk 
[12/15 16:29:35     22s]                          clock:dtmf_recvr_core/default_emulate_view/m_dsram_clk clock:dtmf_recvr_core/default_emulate_view/m_ram_clk 
[12/15 16:29:35     22s]                          clock:dtmf_recvr_core/default_emulate_view/m_digit_clk
[12/15 16:29:35     22s]   cmd_file:              tempus.cmd
[12/15 16:29:35     22s]   constraint_modes:      constraint_mode:dtmf_recvr_core/default_emulate_constraint_mode
[12/15 16:29:35     22s]   current_design:        design:dtmf_recvr_core
[12/15 16:29:35     22s]   delay_corners:         delay_corner:dtmf_recvr_core/default_emulate_delay_corner 
[12/15 16:29:35     22s]                          delay_corner:dtmf_recvr_core/default_emulate_delay_corner_max 
[12/15 16:29:35     22s]                          delay_corner:dtmf_recvr_core/default_emulate_delay_corner_min
[12/15 16:29:35     22s]   delaycal_advanced_pincap_mode:  false
[12/15 16:29:35     22s]   delaycal_combine_mmmc:  early_late
[12/15 16:29:35     22s]   delaycal_default_net_delay:  1000ps
[12/15 16:29:35     22s]   delaycal_default_net_load:  0.5pf
[12/15 16:29:35     22s]   delaycal_degrade_slew_on_early_nets:  true
[12/15 16:29:35     22s]   delaycal_enable_auto_wire_load_selection:  true
[12/15 16:29:35     22s]   delaycal_enable_high_fanout:  false
[12/15 16:29:35     22s]   delaycal_enable_quiet_receivers_for_hold:  false
[12/15 16:29:35     22s]   delaycal_enable_si:    false
[12/15 16:29:35     22s]   delaycal_enable_wire_load_model:  1
[12/15 16:29:35     22s]   delaycal_equivalent_waveform_model:  none
[12/15 16:29:35     22s]   delaycal_ewm_type:     moments
[12/15 16:29:35     22s]   delaycal_honor_slew_prop_constraint:  true
[12/15 16:29:35     22s]   delaycal_input_transition_delay:  0.1ps
[12/15 16:29:35     22s]   delaycal_report_out_bound:  false
[12/15 16:29:35     22s]   delaycal_slew_out_bound_limit_high:  3.40282e+38
[12/15 16:29:35     22s]   delaycal_slew_out_bound_limit_low:  0.5
[12/15 16:29:35     22s]   delaycal_socv_accuracy_mode:  low
[12/15 16:29:35     22s]   delaycal_socv_lvf_mode:  moments
[12/15 16:29:35     22s]   delaycal_socv_use_lvf_tables:  all
[12/15 16:29:35     22s]   delaycal_support_output_pin_cap:  true
[12/15 16:29:35     22s]   delaycal_use_default_delay_limit:  1000
[12/15 16:29:35     22s]   design_cong_effort:    auto
[12/15 16:29:35     22s]   design_early_clock_flow:  false
[12/15 16:29:35     22s]   design_process_node:   65
[12/15 16:29:35     22s]   designs:               design:dtmf_recvr_core
[12/15 16:29:35     22s]   distributed_mmmc_disable_reports_auto_redirection:  0
[12/15 16:29:35     22s]   distributed_sync_master_client:  true
[12/15 16:29:35     22s]   eco_batch_mode:        false
[12/15 16:29:35     22s]   eco_check_logical_equivalence:  true
[12/15 16:29:35     22s]   eco_client_tempus_executable:  {}
[12/15 16:29:35     22s]   eco_def_file_list:     {}
[12/15 16:29:35     22s]   eco_hold_view_list:    {}
[12/15 16:29:35     22s]   eco_honor_dont_touch:  true
[12/15 16:29:35     22s]   eco_honor_dont_use:    true
[12/15 16:29:35     22s]   eco_honor_fixed_status:  true
[12/15 16:29:35     22s]   eco_honor_fixed_wires:  true
[12/15 16:29:35     22s]   eco_lef_file_list:     {}
[12/15 16:29:35     22s]   eco_prefix:            ECO
[12/15 16:29:35     22s]   eco_setup_view_list:   {}
[12/15 16:29:35     22s]   eco_si_effort:         low
[12/15 16:29:35     22s]   eco_update_timing:     true
[12/15 16:29:35     22s]   extend_2D_cell_shapes:  NULL
[12/15 16:29:35     22s]   extract_rc_cap_filter_mode:  relative_and_coupling
[12/15 16:29:35     22s]   extract_rc_compress_rcdb:  false
[12/15 16:29:35     22s]   extract_rc_coupled:    true
[12/15 16:29:35     22s]   extract_rc_coupling_cap_threshold:  3.0
[12/15 16:29:35     22s]   extract_rc_lef_tech_file_map:  {}
[12/15 16:29:35     22s]   extract_rc_qrc_cmd_file:  {}
[12/15 16:29:35     22s]   extract_rc_qrc_cmd_type:  auto
[12/15 16:29:35     22s]   extract_rc_qrc_run_mode:  concurrent
[12/15 16:29:35     22s]   extract_rc_relative_cap_threshold:  0.03
[12/15 16:29:35     22s]   extract_rc_shrink_factor:  1.0
[12/15 16:29:35     22s]   extract_rc_total_cap_threshold:  5.0
[12/15 16:29:35     22s]   extract_rc_turbo_reduce:  auto
[12/15 16:29:35     22s]   flexible_htrees:       {}
[12/15 16:29:35     22s]   flow_branch:           {}
[12/15 16:29:35     22s]   flow_caller_data:      {}
[12/15 16:29:35     22s]   flow_cla_enabled_features:  {}
[12/15 16:29:35     22s]   flow_cla_inject_tcl:   {}
[12/15 16:29:35     22s]   flow_current:          {}
[12/15 16:29:35     22s]   flow_database_directory:  dbs
[12/15 16:29:35     22s]   flow_edit_wildcard_end_steps:  {}
[12/15 16:29:35     22s]   flow_edit_wildcard_start_steps:  {}
[12/15 16:29:35     22s]   flow_error_errorinfo:  {}
[12/15 16:29:35     22s]   flow_error_message:    {}
[12/15 16:29:35     22s]   flow_exit_when_done:   false
[12/15 16:29:35     22s]   flow_footer_tcl:       {}
[12/15 16:29:35     22s]   flow_header_tcl:       {}
[12/15 16:29:35     22s]   flow_hier_path:        {}
[12/15 16:29:35     22s]   flow_history:          {}
[12/15 16:29:35     22s]   flow_init_footer_tcl:  {}
[12/15 16:29:35     22s]   flow_init_header_tcl:  {}
[12/15 16:29:35     22s]   flow_log_directory:    logs
[12/15 16:29:35     22s]   flow_log_prefix_generator:  {
[12/15 16:29:35     22s]       set logPrefix $start_step
[12/15 16:29:35     22s]       # Work out the subset of steps we are running
[12/15 16:29:35     22s]       set startPath 
[12/15 16:29:35     22s]                               [split $start_step "."]
[12/15 16:29:35     22s]       set endPath [split $end_step "."]
[12/15 16:29:35     22s]       for {set i 0} {$i < [llength 
[12/15 16:29:35     22s]                               $startPath]} {incr i} {
[12/15 16:29:35     22s]         if {[lindex $startPath $i] ne [lindex $endPath $i]} {
[12/15 16:29:35     22s]           if 
[12/15 16:29:35     22s]                               {$subflow_start_step && $subflow_end_step} {
[12/15 16:29:35     22s]             set logPrefix [join [lrange $startPath 0 [expr $i 
[12/15 16:29:35     22s]                               - 1]] "."]
[12/15 16:29:35     22s]           } else {
[12/15 16:29:35     22s]             set logPrefix $start_step
[12/15 16:29:35     22s]             if {$i < [llength 
[12/15 16:29:35     22s]                               $endPath]} {
[12/15 16:29:35     22s]               set logPrefix "${logPrefix}-[join [lrange $endPath $i end] "."]"
[12/15 16:29:35     22s]             }
[12/15 16:29:35     22s]   
[12/15 16:29:35     22s]                                       }
[12/15 16:29:35     22s]           break
[12/15 16:29:35     22s]         }
[12/15 16:29:35     22s]       }
[12/15 16:29:35     22s]       # Add the branch name
[12/15 16:29:35     22s]       if {$branch ne {}} {
[12/15 16:29:35     22s]         
[12/15 16:29:35     22s]                               if {$logPrefix eq {}} {
[12/15 16:29:35     22s]           set logPrefix $branch
[12/15 16:29:35     22s]         } else {
[12/15 16:29:35     22s]           set logPrefix 
[12/15 16:29:35     22s]                               "$branch.$logPrefix"
[12/15 16:29:35     22s]         }
[12/15 16:29:35     22s]       }
[12/15 16:29:35     22s]       # Add the top-level flow to the prefix
[12/15 16:29:35     22s]       if {$logPrefix eq 
[12/15 16:29:35     22s]                               {}} {
[12/15 16:29:35     22s]         set logPrefix [string range $flow 5 end]
[12/15 16:29:35     22s]       } else {
[12/15 16:29:35     22s]         set logPrefix "[string range 
[12/15 16:29:35     22s]                               $flow 5 end].$logPrefix"
[12/15 16:29:35     22s]       }
[12/15 16:29:35     22s]       # Fall back to tool name
[12/15 16:29:35     22s]       if {$logPrefix eq {}} {
[12/15 16:29:35     22s]         set 
[12/15 16:29:35     22s]                               logPrefix $tool
[12/15 16:29:35     22s]       }
[12/15 16:29:35     22s]       # Add the flow log directory
[12/15 16:29:35     22s]       set logPrefix [file join 
[12/15 16:29:35     22s]                               $flow_log_directory $logPrefix]
[12/15 16:29:35     22s]       return $logPrefix
[12/15 16:29:35     22s]     }
[12/15 16:29:35     22s]   flow_mail_on_error:    false
[12/15 16:29:35     22s]   flow_mail_to:          {}
[12/15 16:29:35     22s]   flow_metrics_file:     {}
[12/15 16:29:35     22s]   flow_metrics_snapshot_parent_uuid:  {}
[12/15 16:29:35     22s]   flow_metrics_snapshot_uuid:  {}
[12/15 16:29:35     22s]   flow_overwrite_database:  false
[12/15 16:29:35     22s]   flow_plugin_names:     {
[12/15 16:29:35     22s]       Cadence.plugin.place.pre
[12/15 16:29:35     22s]       Cadence.plugin.place.post
[12/15 16:29:35     22s]       Cadence.plugin.prects.pre
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.prects.exp.mbff
[12/15 16:29:35     22s]       Cadence.plugin.prects.post
[12/15 16:29:35     22s]       Cadence.plugin.cts.pre
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.cts.post
[12/15 16:29:35     22s]       Cadence.plugin.postcts.pre
[12/15 16:29:35     22s]       Cadence.plugin.postcts.post
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.postcts.hold.pre
[12/15 16:29:35     22s]       Cadence.plugin.postcts.hold.post
[12/15 16:29:35     22s]       Cadence.plugin.route.pre
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.route.trackopt.pre
[12/15 16:29:35     22s]       Cadence.plugin.route.trackopt.hold.pre
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.route.trackopt.hold.post
[12/15 16:29:35     22s]       Cadence.plugin.route.trackopt.post
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.route.post
[12/15 16:29:35     22s]       Cadence.plugin.postroute.pre
[12/15 16:29:35     22s]       Cadence.plugin.postroute.hold.pre
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.postroute.hold.post
[12/15 16:29:35     22s]       Cadence.plugin.postroute.eco_route.pre
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.postroute.eco_route.post
[12/15 16:29:35     22s]       Cadence.plugin.postroute.recovery.pre
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.postroute.recovery.hold.pre
[12/15 16:29:35     22s]       Cadence.plugin.postroute.recovery.hold.post
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.postroute.recovery.eco_route.pre
[12/15 16:29:35     22s]       Cadence.plugin.postroute.recovery.eco_route.post
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.postroute.recovery.post
[12/15 16:29:35     22s]       Cadence.plugin.postroute.post
[12/15 16:29:35     22s]       
[12/15 16:29:35     22s]                          Cadence.plugin.flowkit.snapshot
[12/15 16:29:35     22s]     }
[12/15 16:29:35     22s]   flow_plugin_steps:     {}
[12/15 16:29:35     22s]   flow_report_directory:  reports
[12/15 16:29:35     22s]   flow_reset_time_after_flow_init:  false
[12/15 16:29:35     22s]   flow_run_tag:          {}
[12/15 16:29:35     22s]   flow_schedule:         {}
[12/15 16:29:35     22s]   flow_starting_db:      {}
[12/15 16:29:35     22s]   flow_status_file:      {}
[12/15 16:29:35     22s]   flow_step_begin_tcl:   {}
[12/15 16:29:35     22s]   flow_step_canonical_current:  {}
[12/15 16:29:35     22s]   flow_step_check_tcl:   {}
[12/15 16:29:35     22s]   flow_step_current:     {}
[12/15 16:29:35     22s]   flow_step_end_tcl:     {}
[12/15 16:29:35     22s]   flow_step_last:        {}
[12/15 16:29:35     22s]   flow_step_last_msg:    {}
[12/15 16:29:35     22s]   flow_step_last_status:  not_run
[12/15 16:29:35     22s]   flow_step_next:        {}
[12/15 16:29:35     22s]   flow_steps:            {}
[12/15 16:29:35     22s]   flow_summary_tcl:      {}
[12/15 16:29:35     22s]   flow_template_feature_definition:  {}
[12/15 16:29:35     22s]   flow_template_type:    {}
[12/15 16:29:35     22s]   flow_template_version:  {}
[12/15 16:29:35     22s]   flow_user_templates:   {}
[12/15 16:29:35     22s]   flow_verbose:          true
[12/15 16:29:35     22s]   flow_working_directory:  .
[12/15 16:29:35     22s]   flows:                 {}
[12/15 16:29:35     22s]   foreign_cells:         
[12/15 16:29:35     22s]   get_db_display_limit:  10
[12/15 16:29:35     22s]   groups:                
[12/15 16:29:35     22s]   hinsts:                hinst:dtmf_recvr_core/ARB_INST hinst:dtmf_recvr_core/DATA_SAMPLE_MUX_INST hinst:dtmf_recvr_core/DIGIT_REG_INST 
[12/15 16:29:35     22s]                          hinst:dtmf_recvr_core/DMA_INST hinst:dtmf_recvr_core/DMA_INST/RC_CG_HIER_INST0 
[12/15 16:29:35     22s]                          hinst:dtmf_recvr_core/DMA_INST/RC_CG_HIER_INST1 hinst:dtmf_recvr_core/DVFS_CNTRL 
[12/15 16:29:35     22s]                          hinst:dtmf_recvr_core/DVFS_CNTRL/RC_CG_HIER_INST3 hinst:dtmf_recvr_core/DVFS_CNTRL/idvfs_cntr 
[12/15 16:29:35     22s]                          hinst:dtmf_recvr_core/DVFS_CNTRL/idvfs_cntr/RC_CG_HIER_INST2 ... (total length 121)
[12/15 16:29:35     22s]   hnets:                 hnet:dtmf_recvr_core/Avss hnet:dtmf_recvr_core/VSS hnet:dtmf_recvr_core/VDDL hnet:dtmf_recvr_core/VDDL_sw 
[12/15 16:29:35     22s]                          hnet:dtmf_recvr_core/VDD_sw hnet:dtmf_recvr_core/Avdd hnet:dtmf_recvr_core/VDD 
[12/15 16:29:35     22s]                          {hnet:dtmf_recvr_core/upcm_feed\[7\]} {hnet:dtmf_recvr_core/upcm_feed\[6\]} 
[12/15 16:29:35     22s]                          {hnet:dtmf_recvr_core/upcm_feed\[5\]} ... (total length 16707)
[12/15 16:29:35     22s]   hpins:                 hpin:dtmf_recvr_core/ARB_INST/reset hpin:dtmf_recvr_core/ARB_INST/clk hpin:dtmf_recvr_core/ARB_INST/dma_breq 
[12/15 16:29:35     22s]                          hpin:dtmf_recvr_core/ARB_INST/dma_grant hpin:dtmf_recvr_core/ARB_INST/tdsp_breq 
[12/15 16:29:35     22s]                          hpin:dtmf_recvr_core/ARB_INST/tdsp_grant hpin:dtmf_recvr_core/ARB_INST/DFT_sdi 
[12/15 16:29:35     22s]                          hpin:dtmf_recvr_core/ARB_INST/DFT_sen hpin:dtmf_recvr_core/ARB_INST/SPCASCAN_N6 
[12/15 16:29:35     22s]                          hpin:dtmf_recvr_core/ARB_INST/read_spi ... (total length 5749)
[12/15 16:29:35     22s]   hports:                hport:dtmf_recvr_core/ARB_INST/reset hport:dtmf_recvr_core/ARB_INST/clk hport:dtmf_recvr_core/ARB_INST/dma_breq 
[12/15 16:29:35     22s]                          hport:dtmf_recvr_core/ARB_INST/dma_grant hport:dtmf_recvr_core/ARB_INST/tdsp_breq 
[12/15 16:29:35     22s]                          hport:dtmf_recvr_core/ARB_INST/tdsp_grant hport:dtmf_recvr_core/ARB_INST/DFT_sdi 
[12/15 16:29:35     22s]                          hport:dtmf_recvr_core/ARB_INST/DFT_sen hport:dtmf_recvr_core/ARB_INST/SPCASCAN_N6 
[12/15 16:29:35     22s]                          hport:dtmf_recvr_core/ARB_INST/read_spi ... (total length 5749)
[12/15 16:29:35     22s]   ilm_filter_internal_path:  false
[12/15 16:29:35     22s]   ilm_keep_async:        false
[12/15 16:29:35     22s]   ilm_keep_flatten:      true
[12/15 16:29:35     22s]   ilm_keep_high_fanout_ports:  true
[12/15 16:29:35     22s]   ilm_keep_loopback:     false
[12/15 16:29:35     22s]   init_check_error_for_undefined:  false
[12/15 16:29:35     22s]   init_check_netlist:    false
[12/15 16:29:35     22s]   init_check_power_ground:  false
[12/15 16:29:35     22s]   init_delete_floating_netlist_net:  true
[12/15 16:29:35     22s]   init_keep_empty_modules:  false
[12/15 16:29:35     22s]   init_lib_search_path:  {}
[12/15 16:29:35     22s]   init_power_intent_files:  {1801 {}}
[12/15 16:29:35     22s]   init_read_netlist_allow_port_mismatch:  false
[12/15 16:29:35     22s]   init_read_netlist_allow_undefined_cells:  false
[12/15 16:29:35     22s]   init_sync_relative_path:  false
[12/15 16:29:35     22s]   init_timing_enabled:   true
[12/15 16:29:35     22s]   insts:                 inst:dtmf_recvr_core/FE_OFCC37_ds_addrs_3_ inst:dtmf_recvr_core/FE_OFCC36_ds_addrs_2_ 
[12/15 16:29:35     22s]                          inst:dtmf_recvr_core/FE_OFCC35_ds_addrs_6_ inst:dtmf_recvr_core/spi_clk__CASCADE_L5_I0 
[12/15 16:29:35     22s]                          inst:dtmf_recvr_core/spi_clk__CASCADE_L4_I1 inst:dtmf_recvr_core/spi_clk__CASCADE_L3_I1 
[12/15 16:29:35     22s]                          inst:dtmf_recvr_core/spi_clk__CASCADE_L2_I1 inst:dtmf_recvr_core/spi_clk__CASCADE_L4_I0 
[12/15 16:29:35     22s]                          inst:dtmf_recvr_core/spi_clk__CASCADE_L3_I0 inst:dtmf_recvr_core/spi_clk__CASCADE_L2_I0 ... (total length 9357)
[12/15 16:29:35     22s]   io_constraints:        {}
[12/15 16:29:35     22s]   layers:                
[12/15 16:29:35     22s]   lib_arcs:              lib_arc:default_emulate_libset_max/pllclk_slow/pllclk/refclk_clk1x_0 
[12/15 16:29:35     22s]                          lib_arc:default_emulate_libset_max/pllclk_slow/pllclk/refclk_clk2x_1 
[12/15 16:29:35     22s]                          {lib_arc:default_emulate_libset_max/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/CLK_Q[15]_59} 
[12/15 16:29:35     22s]                          {lib_arc:default_emulate_libset_max/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/CLK_Q[15]_58} 
[12/15 16:29:35     22s]                          {lib_arc:default_emulate_libset_max/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/CLK_Q[15]_57} 
[12/15 16:29:35     22s]                          {lib_arc:default_emulate_libset_max/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/CLK_Q[15]_56} 
[12/15 16:29:35     22s]                          {lib_arc:default_emulate_libset_max/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/CLK_Q[14]_55} 
[12/15 16:29:35     22s]                          {lib_arc:default_emulate_libset_max/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/CLK_Q[14]_54} 
[12/15 16:29:35     22s]                          {lib_arc:default_emulate_libset_max/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/CLK_Q[14]_53} 
[12/15 16:29:35     22s]                          {lib_arc:default_emulate_libset_max/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/CLK_Q[14]_52} ... (total 
[12/15 16:29:35     22s]                          length 8652)
[12/15 16:29:35     22s]   lib_cells:             lib_cell:default_emulate_libset_min/pllclk_slow/pllclk 
[12/15 16:29:35     22s]                          lib_cell:default_emulate_libset_min/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro 
[12/15 16:29:35     22s]                          lib_cell:default_emulate_libset_min/scmetro_cmos10lp_rvt_ss_1p08v_125c/ADDFHX1MTR 
[12/15 16:29:35     22s]                          lib_cell:default_emulate_libset_min/scmetro_cmos10lp_rvt_ss_1p08v_125c/ADDFHX2MTR 
[12/15 16:29:35     22s]                          lib_cell:default_emulate_libset_min/scmetro_cmos10lp_rvt_ss_1p08v_125c/ADDFHX4MTR 
[12/15 16:29:35     22s]                          lib_cell:default_emulate_libset_min/scmetro_cmos10lp_rvt_ss_1p08v_125c/ADDFHX8MTR 
[12/15 16:29:35     22s]                          lib_cell:default_emulate_libset_min/scmetro_cmos10lp_rvt_ss_1p08v_125c/ADDFHXLMTR 
[12/15 16:29:35     22s]                          lib_cell:default_emulate_libset_min/scmetro_cmos10lp_rvt_ss_1p08v_125c/ADDFX1MTR 
[12/15 16:29:35     22s]                          lib_cell:default_emulate_libset_min/scmetro_cmos10lp_rvt_ss_1p08v_125c/ADDFX2MTR 
[12/15 16:29:35     22s]                          lib_cell:default_emulate_libset_min/scmetro_cmos10lp_rvt_ss_1p08v_125c/ADDFX4MTR ... (total length 742)
[12/15 16:29:35     22s]   lib_pins:              lib_pin:default_emulate_libset_min/pllclk_slow/pllclk/refclk 
[12/15 16:29:35     22s]                          lib_pin:default_emulate_libset_min/pllclk_slow/pllclk/ibias 
[12/15 16:29:35     22s]                          lib_pin:default_emulate_libset_min/pllclk_slow/pllclk/reset 
[12/15 16:29:35     22s]                          lib_pin:default_emulate_libset_min/pllclk_slow/pllclk/clk1x 
[12/15 16:29:35     22s]                          lib_pin:default_emulate_libset_min/pllclk_slow/pllclk/clk2x 
[12/15 16:29:35     22s]                          lib_pin:default_emulate_libset_min/pllclk_slow/pllclk/vcop 
[12/15 16:29:35     22s]                          lib_pin:default_emulate_libset_min/pllclk_slow/pllclk/vcom 
[12/15 16:29:35     22s]                          {lib_pin:default_emulate_libset_min/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/Q[15]} 
[12/15 16:29:35     22s]                          {lib_pin:default_emulate_libset_min/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/Q[14]} 
[12/15 16:29:35     22s]                          {lib_pin:default_emulate_libset_min/rom_via_metro_ss_1p08v_1p08v_125c/rom_via_metro/Q[13]} ... (total length 
[12/15 16:29:35     22s]                          3287)
[12/15 16:29:35     22s]   libraries:             library:default_emulate_libset_min/pllclk_slow 
[12/15 16:29:35     22s]                          library:default_emulate_libset_min/rom_via_metro_ss_1p08v_1p08v_125c 
[12/15 16:29:35     22s]                          library:default_emulate_libset_min/scmetro_cmos10lp_rvt_ss_1p08v_125c 
[12/15 16:29:35     22s]                          library:default_emulate_libset_min/scmetropmk_cmos10lp_rvt_ss_0p9v_125c 
[12/15 16:29:35     22s]                          library:default_emulate_libset_min/scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c 
[12/15 16:29:35     22s]                          library:default_emulate_libset_min/scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c 
[12/15 16:29:35     22s]                          library:default_emulate_libset_min/scmetropmk_cmos10lp_rvt_ss_1p08v_125c 
[12/15 16:29:35     22s]                          library:default_emulate_libset_min/sram_sp_metro_ss_1p08v_1p08v_125c
[12/15 16:29:35     22s]   library_sets:          library_set:default_emulate_libset_max library_set:default_emulate_libset_min
[12/15 16:29:35     22s]   log_file:              tempus.log
[12/15 16:29:35     22s]   logv_file:             tempus.logv
[12/15 16:29:35     22s]   messages:              message:ANLSEMS-1 message:ASN-1 message:CHKCTS-1 message:CHKCTS-10 message:CHKCTS-12 message:CHKCTS-13 
[12/15 16:29:35     22s]                          message:CHKCTS-14 message:CHKCTS-15 message:CHKCTS-16 message:CHKCTS-18 ... (total length 46723)
[12/15 16:29:35     22s]   metric_advanced_url_endpoint:  {}
[12/15 16:29:35     22s]   metric_capture_depth:  0
[12/15 16:29:35     22s]   metric_capture_design_image:  true
[12/15 16:29:35     22s]   metric_capture_max_drc_markers:  100000
[12/15 16:29:35     22s]   metric_capture_min_count:  1000
[12/15 16:29:35     22s]   metric_capture_overwrite:  false
[12/15 16:29:35     22s]   metric_capture_per_view:  true
[12/15 16:29:35     22s]   metric_capture_timing_paths:  10
[12/15 16:29:35     22s]   metric_capture_tns_histogram:  true
[12/15 16:29:35     22s]   metric_capture_tns_histogram_buckets:  50
[12/15 16:29:35     22s]   metric_capture_tns_histogram_paths:  10000
[12/15 16:29:35     22s]   metric_category_default:  design
[12/15 16:29:35     22s]   metric_current_run_id:  {}
[12/15 16:29:35     22s]   metric_page_cfg:       {}
[12/15 16:29:35     22s]   metric_summary_metrics:  {flow.cputime flow.realtime timing.setup.tns timing.setup.wns}
[12/15 16:29:35     22s]   modules:               module:dtmf_recvr_core/arb module:dtmf_recvr_core/data_sample_mux module:dtmf_recvr_core/digit_reg 
[12/15 16:29:35     22s]                          module:dtmf_recvr_core/RC_CG_MOD module:dtmf_recvr_core/RC_CG_MOD_2604 module:dtmf_recvr_core/dma 
[12/15 16:29:35     22s]                          module:dtmf_recvr_core/RC_CG_MOD_2606 module:dtmf_recvr_core/RC_CG_MOD_2605 module:dtmf_recvr_core/counterv 
[12/15 16:29:35     22s]                          module:dtmf_recvr_core/dvfs_controller ... (total length 121)
[12/15 16:29:35     22s]   net_groups:            {}
[12/15 16:29:35     22s]   nets:                  {net:dtmf_recvr_core/tdigit[7]} {net:dtmf_recvr_core/tdigit[6]} {net:dtmf_recvr_core/tdigit[5]} 
[12/15 16:29:35     22s]                          {net:dtmf_recvr_core/tdigit[4]} {net:dtmf_recvr_core/tdigit[3]} {net:dtmf_recvr_core/tdigit[2]} 
[12/15 16:29:35     22s]                          {net:dtmf_recvr_core/tdigit[1]} {net:dtmf_recvr_core/tdigit[0]} net:dtmf_recvr_core/tdigit_flag 
[12/15 16:29:35     22s]                          net:dtmf_recvr_core/reset ... (total length 10326)
[12/15 16:29:35     22s]   oa_allow_analysis_only:  false
[12/15 16:29:35     22s]   oa_allow_bit_connection:  false
[12/15 16:29:35     22s]   oa_allow_tech_update:  true
[12/15 16:29:35     22s]   oa_bindkey_file:       {}
[12/15 16:29:35     22s]   oa_cell_view_dir:      {}
[12/15 16:29:35     22s]   oa_convert_diagonal_path_to:  polygon
[12/15 16:29:35     22s]   oa_cut_rows:           false
[12/15 16:29:35     22s]   oa_display_resource_file:  {}
[12/15 16:29:35     22s]   oa_display_resource_file_in_library:  false
[12/15 16:29:35     22s]   oa_full_layer_list:    true
[12/15 16:29:35     22s]   oa_full_path:          false
[12/15 16:29:35     22s]   oa_inst_placed_if_none:  true
[12/15 16:29:35     22s]   oa_lib_create_mode:    reference
[12/15 16:29:35     22s]   oa_lock:               false
[12/15 16:29:35     22s]   oa_logic_only_import:  false
[12/15 16:29:35     22s]   oa_new_lib_compress_level:  1
[12/15 16:29:35     22s]   oa_pin_purpose:        false
[12/15 16:29:35     22s]   oa_push_pin_constraint:  false
[12/15 16:29:35     22s]   oa_save_mask_data_locked:  false
[12/15 16:29:35     22s]   oa_silently_ignore_unsupported_vias:  false
[12/15 16:29:35     22s]   oa_text_purpose:       drawing
[12/15 16:29:35     22s]   oa_tie_net:            {}
[12/15 16:29:35     22s]   oa_update_mode:        false
[12/15 16:29:35     22s]   oa_use_virtuoso_bindkey:  false
[12/15 16:29:35     22s]   oa_use_virtuoso_color:  false
[12/15 16:29:35     22s]   oa_view_sub_type:      vxl
[12/15 16:29:35     22s]   oa_write_net_voltage:  false
[12/15 16:29:35     22s]   oa_write_relative_path:  true
[12/15 16:29:35     22s]   obj_type:              root
[12/15 16:29:35     22s]   obj_types:             obj_type:obj_type obj_type:design obj_type:base_cell obj_type:module obj_type:inst obj_type:root obj_type:net 
[12/15 16:29:35     22s]                          obj_type:port obj_type:base_pin obj_type:pg_base_pin ... (total length 93)
[12/15 16:29:35     22s]   opconds:               opcond:default_emulate_libset_max/scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c/ss_0p9v_1p08v_125c 
[12/15 16:29:35     22s]                          opcond:default_emulate_libset_min/scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c/ss_0p9v_1p08v_125c 
[12/15 16:29:35     22s]                          opcond:default_emulate_libset_max/scmetropmk_cmos10lp_rvt_ss_0p9v_125c/ss_0p9v_125c 
[12/15 16:29:35     22s]                          opcond:default_emulate_libset_max/pllclk_slow/WCCOM 
[12/15 16:29:35     22s]                          opcond:default_emulate_libset_min/scmetropmk_cmos10lp_rvt_ss_0p9v_125c/ss_0p9v_125c 
[12/15 16:29:35     22s]                          opcond:default_emulate_libset_min/pllclk_slow/WCCOM 
[12/15 16:29:35     22s]                          opcond:default_emulate_libset_max/scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c/ss_1p08v_0p9v_125c 
[12/15 16:29:35     22s]                          opcond:default_emulate_libset_min/scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c/ss_1p08v_0p9v_125c 
[12/15 16:29:35     22s]                          opcond:default_emulate_libset_max/scmetropmk_cmos10lp_rvt_ss_1p08v_125c/ss_1p08v_125c 
[12/15 16:29:35     22s]                          opcond:default_emulate_libset_max/scmetro_cmos10lp_rvt_ss_1p08v_125c/ss_1p08v_125c ... (total length 16)
[12/15 16:29:35     22s]   opt_hier_add_antenna_cell:  false
[12/15 16:29:35     22s]   opt_hier_opt_stage:    unset
[12/15 16:29:35     22s]   opt_hier_trial_route_honor_read_only:  false
[12/15 16:29:35     22s]   opt_rcp_all_endpoints:  true
[12/15 16:29:35     22s]   opt_rcp_delay_corner:  {}
[12/15 16:29:35     22s]   opt_rcp_generate_report:  true
[12/15 16:29:35     22s]   opt_rcp_input_dir:     {}
[12/15 16:29:35     22s]   opt_rcp_keep_tmp_dir:  false
[12/15 16:29:35     22s]   opt_rcp_local_cpu:     1
[12/15 16:29:35     22s]   opt_rcp_log_dir:       {}
[12/15 16:29:35     22s]   opt_rcp_output_dir:    {}
[12/15 16:29:35     22s]   opt_rcp_post_synthesis_tcl:  {}
[12/15 16:29:35     22s]   opt_rcp_pre_read_db_tcl:  {}
[12/15 16:29:35     22s]   opt_rcp_pre_synthesis_tcl:  {}
[12/15 16:29:35     22s]   opt_rcp_report_dir:    {}
[12/15 16:29:35     22s]   opt_rcp_synthesis_tcl:  {}
[12/15 16:29:35     22s]   opt_signoff_add_inst:  true
[12/15 16:29:35     22s]   opt_signoff_add_load:  false
[12/15 16:29:35     22s]   opt_signoff_allow_multiple_incremental:  false
[12/15 16:29:35     22s]   opt_signoff_allow_skewing:  false
[12/15 16:29:35     22s]   opt_signoff_along_route_buffering:  false
[12/15 16:29:35     22s]   opt_signoff_block_scope_name:  {}
[12/15 16:29:35     22s]   opt_signoff_buffer_cell_list:  {}
[12/15 16:29:35     22s]   opt_signoff_check_drv_from_hold_views:  false
[12/15 16:29:35     22s]   opt_signoff_check_type:  both
[12/15 16:29:35     22s]   opt_signoff_clock_cell_list:  {}
[12/15 16:29:35     22s]   opt_signoff_delete_inst:  true
[12/15 16:29:35     22s]   opt_signoff_disable_geometry_checks:  false
[12/15 16:29:35     22s]   opt_signoff_drv_margin:  0.0
[12/15 16:29:35     22s]   opt_signoff_eco_file_prefix:  {}
[12/15 16:29:35     22s]   opt_signoff_fix_clock_drv:  false
[12/15 16:29:35     22s]   opt_signoff_fix_glitch:  false
[12/15 16:29:35     22s]   opt_signoff_fix_hold_allow_setup_optimization:  false
[12/15 16:29:35     22s]   opt_signoff_fix_hold_allow_setup_tns_degrade:  false
[12/15 16:29:35     22s]   opt_signoff_fix_hold_with_margin:  0.0
[12/15 16:29:35     22s]   opt_signoff_fix_max_cap:  true
[12/15 16:29:35     22s]   opt_signoff_fix_max_tran:  true
[12/15 16:29:35     22s]   opt_signoff_fix_si_slew:  false
[12/15 16:29:35     22s]   opt_signoff_fix_xtalk:  false
[12/15 16:29:35     22s]   opt_signoff_hold_target_slack:  0.0
[12/15 16:29:35     22s]   opt_signoff_hold_xtalk_delta_threshold:  0.3
[12/15 16:29:35     22s]   opt_signoff_hold_xtalk_slack_threshold:  1000.0
[12/15 16:29:35     22s]   opt_signoff_ignore_drv_checks:  false
[12/15 16:29:35     22s]   opt_signoff_keep_temp_files:  false
[12/15 16:29:35     22s]   opt_signoff_legal_only:  true
[12/15 16:29:35     22s]   opt_signoff_load_cell_list:  {}
[12/15 16:29:35     22s]   opt_signoff_max_cap_margin:  0.0
[12/15 16:29:35     22s]   opt_signoff_max_paths:  -1
[12/15 16:29:35     22s]   opt_signoff_max_runtime:  0
[12/15 16:29:35     22s]   opt_signoff_max_slack:  0.0
[12/15 16:29:35     22s]   opt_signoff_max_tran_margin:  0.0
[12/15 16:29:35     22s]   opt_signoff_nworst:    -1
[12/15 16:29:35     22s]   opt_signoff_optimize_core_only:  false
[12/15 16:29:35     22s]   opt_signoff_optimize_replicated_modules:  false
[12/15 16:29:35     22s]   opt_signoff_optimize_sequential_cells:  true
[12/15 16:29:35     22s]   opt_signoff_partition_list_file:  {}
[12/15 16:29:35     22s]   opt_signoff_pba_effort:  medium
[12/15 16:29:35     22s]   opt_signoff_post_sta_tcl:  {}
[12/15 16:29:35     22s]   opt_signoff_power_opt_focus:  total
[12/15 16:29:35     22s]   opt_signoff_pre_sta_tcl:  {}
[12/15 16:29:35     22s]   opt_signoff_prefix:    ESO
[12/15 16:29:35     22s]   opt_signoff_read_eco_opt_db:  {}
[12/15 16:29:35     22s]   opt_signoff_resize_inst:  true
[12/15 16:29:35     22s]   opt_signoff_retime:    none
[12/15 16:29:35     22s]   opt_signoff_routing_congestion_aware:  false
[12/15 16:29:35     22s]   opt_signoff_select_hold_endpoints:  {}
[12/15 16:29:35     22s]   opt_signoff_select_net_list:  {}
[12/15 16:29:35     22s]   opt_signoff_select_setup_endpoints:  {}
[12/15 16:29:35     22s]   opt_signoff_setup_recovery:  false
[12/15 16:29:35     22s]   opt_signoff_setup_target_slack:  0.0
[12/15 16:29:35     22s]   opt_signoff_setup_xtalk_delta_threshold:  0.3
[12/15 16:29:35     22s]   opt_signoff_setup_xtalk_slack_threshold:  1000.0
[12/15 16:29:35     22s]   opt_signoff_specify_hold_endpoints_margin:  {}
[12/15 16:29:35     22s]   opt_signoff_specify_setup_endpoints_margin:  {}
[12/15 16:29:35     22s]   opt_signoff_swap_inst:  true
[12/15 16:29:35     22s]   opt_signoff_verbose:   false
[12/15 16:29:35     22s]   opt_signoff_write_eco_opt_db:  ecoTimingDB
[12/15 16:29:35     22s]   opt_useful_skew_all_negative_end_points:  false
[12/15 16:29:35     22s]   opt_useful_skew_cells:  {}
[12/15 16:29:35     22s]   opt_useful_skew_delay_pre_cts:  true
[12/15 16:29:35     22s]   opt_useful_skew_eco_route:  false
[12/15 16:29:35     22s]   opt_useful_skew_macro_only:  false
[12/15 16:29:35     22s]   opt_useful_skew_max_allowed_delay:  1.0
[12/15 16:29:35     22s]   opt_useful_skew_max_skew:  false
[12/15 16:29:35     22s]   opt_useful_skew_min_allowed_delay:  0.0
[12/15 16:29:35     22s]   opt_useful_skew_no_boundary:  false
[12/15 16:29:35     22s]   package_objects:       
[12/15 16:29:35     22s]   partition_keep_special_pin:  0
[12/15 16:29:35     22s]   partitions:            
[12/15 16:29:35     22s]   pg_base_pins:          pg_base_pin:sram_sp_metro/VSSE pg_base_pin:sram_sp_metro/VDDPE pg_base_pin:sram_sp_metro/VDDCE 
[12/15 16:29:35     22s]                          pg_base_pin:LVLHLEHX2MTR/VSS pg_base_pin:LVLHLEHX2MTR/VDD pg_base_pin:LVLHLEHX8MTR/VSS 
[12/15 16:29:35     22s]                          pg_base_pin:LVLHLEHX8MTR/VDD pg_base_pin:LVLHLELX2MTR/VSS pg_base_pin:LVLHLELX2MTR/VDD 
[12/15 16:29:35     22s]                          pg_base_pin:LVLHLELX8MTR/VSS ... (total length 1470)
[12/15 16:29:35     22s]   pg_nets:               net:dtmf_recvr_core/FE2_1B0 net:dtmf_recvr_core/UNCONNECTED569 net:dtmf_recvr_core/UNCONNECTED570 
[12/15 16:29:35     22s]                          net:dtmf_recvr_core/UNCONNECTED571 net:dtmf_recvr_core/UNCONNECTED572 net:dtmf_recvr_core/UNCONNECTED573 
[12/15 16:29:35     22s]                          net:dtmf_recvr_core/UNCONNECTED575 net:dtmf_recvr_core/UNCONNECTED603 net:dtmf_recvr_core/UNCONNECTED604 
[12/15 16:29:35     22s]                          net:dtmf_recvr_core/UNCONNECTED640 ... (total length 632)
[12/15 16:29:35     22s]   pg_pins:               {}
[12/15 16:29:35     22s]   phys_insts:            
[12/15 16:29:35     22s]   pin_blockages:         {}
[12/15 16:29:35     22s]   pin_groups:            {}
[12/15 16:29:35     22s]   pin_guides:            
[12/15 16:29:35     22s]   pins:                  pin:dtmf_recvr_core/FE_OFCC37_ds_addrs_3_/A pin:dtmf_recvr_core/FE_OFCC37_ds_addrs_3_/Y 
[12/15 16:29:35     22s]                          pin:dtmf_recvr_core/FE_OFCC36_ds_addrs_2_/A pin:dtmf_recvr_core/FE_OFCC36_ds_addrs_2_/Y 
[12/15 16:29:35     22s]                          pin:dtmf_recvr_core/FE_OFCC35_ds_addrs_6_/A pin:dtmf_recvr_core/FE_OFCC35_ds_addrs_6_/Y 
[12/15 16:29:35     22s]                          pin:dtmf_recvr_core/spi_clk__CASCADE_L5_I0/A pin:dtmf_recvr_core/spi_clk__CASCADE_L5_I0/Y 
[12/15 16:29:35     22s]                          pin:dtmf_recvr_core/spi_clk__CASCADE_L4_I1/A pin:dtmf_recvr_core/spi_clk__CASCADE_L4_I1/Y ... (total length 
[12/15 16:29:35     22s]                          38762)
[12/15 16:29:35     22s]   place_blockages:       {}
[12/15 16:29:35     22s]   place_cell_edge_spacing:  {}
[12/15 16:29:35     22s]   place_detail_m3_stripe_push_down:  -1
[12/15 16:29:35     22s]   place_detail_m3_stripe_shrink:  0
[12/15 16:29:35     22s]   port_shapes:           
[12/15 16:29:35     22s]   ports:                 {port:dtmf_recvr_core/tdigit[7]} {port:dtmf_recvr_core/tdigit[6]} {port:dtmf_recvr_core/tdigit[5]} 
[12/15 16:29:35     22s]                          {port:dtmf_recvr_core/tdigit[4]} {port:dtmf_recvr_core/tdigit[3]} {port:dtmf_recvr_core/tdigit[2]} 
[12/15 16:29:35     22s]                          {port:dtmf_recvr_core/tdigit[1]} {port:dtmf_recvr_core/tdigit[0]} port:dtmf_recvr_core/tdigit_flag 
[12/15 16:29:35     22s]                          port:dtmf_recvr_core/reset ... (total length 100)
[12/15 16:29:35     22s]   power_analysis_temperature:  {}
[12/15 16:29:35     22s]   power_average_rise_fall_cap:  false
[12/15 16:29:35     22s]   power_bulk_pins:       {}
[12/15 16:29:35     22s]   power_clock_source_as_clock:  false
[12/15 16:29:35     22s]   power_compatible_internal_power:  true
[12/15 16:29:35     22s]   power_constant_override:  false
[12/15 16:29:35     22s]   power_corner:          {}
[12/15 16:29:35     22s]   power_create_driver_db:  false
[12/15 16:29:35     22s]   power_current_generation_method:  avg
[12/15 16:29:35     22s]   power_db_name:         {}
[12/15 16:29:35     22s]   power_decap_cell_list:  {}
[12/15 16:29:35     22s]   power_default_frequency:  -1.0
[12/15 16:29:35     22s]   power_default_slew:    {}
[12/15 16:29:35     22s]   power_default_supply_voltage:  {}
[12/15 16:29:35     22s]   power_disable_clock_gate_clipping:  true
[12/15 16:29:35     22s]   power_disable_ecsm_interpolation:  false
[12/15 16:29:35     22s]   power_disable_leakage_scaling:  false
[12/15 16:29:35     22s]   power_disable_static:  false
[12/15 16:29:35     22s]   power_distributed_setup:  {}
[12/15 16:29:35     22s]   power_domain_based_clipping:  false
[12/15 16:29:35     22s]   power_domains:         {}
[12/15 16:29:35     22s]   power_dynamic_power_view:  {}
[12/15 16:29:35     22s]   power_dynamic_vectorless_ranking_methods:  {}
[12/15 16:29:35     22s]   power_enable_auto_mapping:  false
[12/15 16:29:35     22s]   power_enable_duty_propagation_with_global_activity:  false
[12/15 16:29:35     22s]   power_enable_dynamic_scaling:  false
[12/15 16:29:35     22s]   power_enable_generated_clock:  true
[12/15 16:29:35     22s]   power_enable_input_net_power:  false
[12/15 16:29:35     22s]   power_enable_rtl_dynamic_vector_based:  false
[12/15 16:29:35     22s]   power_enable_state_propagation:  false
[12/15 16:29:35     22s]   power_enhanced_blackbox_avg:  false
[12/15 16:29:35     22s]   power_enhanced_blackbox_max:  false
[12/15 16:29:35     22s]   power_fanout_limit:    -1
[12/15 16:29:35     22s]   power_from_x_transition_factor:  0.5
[12/15 16:29:35     22s]   power_from_z_transition_factor:  0.25
[12/15 16:29:35     22s]   power_generate_current_for_rail:  {}
[12/15 16:29:35     22s]   power_generate_static_report_from_state_propagation:  false
[12/15 16:29:35     22s]   power_grid_libraries:  {}
[12/15 16:29:35     22s]   power_handle_glitch:   false
[12/15 16:29:35     22s]   power_handle_tri_state:  false
[12/15 16:29:35     22s]   power_hier_delimiter:  {}
[12/15 16:29:35     22s]   power_honor_combinational_logic_on_clock_net:  true
[12/15 16:29:35     22s]   power_honor_negative_energy:  true
[12/15 16:29:35     22s]   power_ignore_control_signals:  true
[12/15 16:29:35     22s]   power_ignore_end_toggles_in_profile:  false
[12/15 16:29:35     22s]   power_ignore_glitches_at_same_time_stamp:  false
[12/15 16:29:35     22s]   power_ignore_inout_pin_cap:  false
[12/15 16:29:35     22s]   power_include_file:    {}
[12/15 16:29:35     22s]   power_include_initial_x_transitions:  true
[12/15 16:29:35     22s]   power_include_sequential_clock_pin_power:  false
[12/15 16:29:35     22s]   power_leakage_power_view:  {}
[12/15 16:29:35     22s]   power_leakage_scale_factor_for_temperature:  1.0
[12/15 16:29:35     22s]   power_lib_files:       {}
[12/15 16:29:35     22s]   power_library_preference:  voltage
[12/15 16:29:35     22s]   power_match_state_for_logic_x:  0
[12/15 16:29:35     22s]   power_mbff_toggle_behavior:  independent
[12/15 16:29:35     22s]   power_merge_switched_net_currents:  false
[12/15 16:29:35     22s]   power_method:          static
[12/15 16:29:35     22s]   power_modes:           {}
[12/15 16:29:35     22s]   power_off_pg_nets:     {}
[12/15 16:29:35     22s]   power_output_current_data_prefix:  {}
[12/15 16:29:35     22s]   power_output_dir:      {}
[12/15 16:29:35     22s]   power_partition_twf:   false
[12/15 16:29:35     22s]   power_pin_based_twf:   false
[12/15 16:29:35     22s]   power_precision:       8
[12/15 16:29:35     22s]   power_quit_on_activity_coverage_threshold:  1.0
[12/15 16:29:35     22s]   power_read_rcdb:       false
[12/15 16:29:35     22s]   power_report_black_boxes:  false
[12/15 16:29:35     22s]   power_report_idle_instances:  false
[12/15 16:29:35     22s]   power_report_instance_switching_info:  none
[12/15 16:29:35     22s]   power_report_instance_switching_list:  {}
[12/15 16:29:35     22s]   power_report_missing_bulk_connectivity:  false
[12/15 16:29:35     22s]   power_report_missing_input:  false
[12/15 16:29:35     22s]   power_report_missing_nets:  false
[12/15 16:29:35     22s]   power_report_scan_chain_stats:  false
[12/15 16:29:35     22s]   power_report_statistics:  false
[12/15 16:29:35     22s]   power_report_twf_attributes:  {}
[12/15 16:29:35     22s]   power_scale_to_sdc_clock_frequency:  false
[12/15 16:29:35     22s]   power_scan_control_file:  {}
[12/15 16:29:35     22s]   power_scan_multi_bit_flop_chain_type:  liberty
[12/15 16:29:35     22s]   power_settling_buffer:  {}
[12/15 16:29:35     22s]   power_split_bus_power:  false
[12/15 16:29:35     22s]   power_start_time_alignment:  true
[12/15 16:29:35     22s]   power_state_dependent_leakage:  true
[12/15 16:29:35     22s]   power_static_netlist:  verilog
[12/15 16:29:35     22s]   power_thermal_input_file:  {}
[12/15 16:29:35     22s]   power_to_x_transition_factor:  0.5
[12/15 16:29:35     22s]   power_to_z_transition_factor:  0.25
[12/15 16:29:35     22s]   power_transition_time_method:  max
[12/15 16:29:35     22s]   power_twf_delay_annotation:  avg
[12/15 16:29:35     22s]   power_twf_load_cap:    max
[12/15 16:29:35     22s]   power_use_cell_leakage_power_density:  true
[12/15 16:29:35     22s]   power_use_fastest_clock_for_dynamic_scheduling:  false
[12/15 16:29:35     22s]   power_use_lef_for_missing_cells:  false
[12/15 16:29:35     22s]   power_use_zero_delay_vector_file:  false
[12/15 16:29:35     22s]   power_vector_based_multithread:  true
[12/15 16:29:35     22s]   power_view:            {}
[12/15 16:29:35     22s]   power_worst_case_vector_activity:  false
[12/15 16:29:35     22s]   power_write_db:        false
[12/15 16:29:35     22s]   power_write_default_pti_files:  true
[12/15 16:29:35     22s]   power_write_static_currents:  false
[12/15 16:29:35     22s]   power_x_transition_factor:  0.5
[12/15 16:29:35     22s]   power_z_transition_factor:  0.25
[12/15 16:29:35     22s]   power_zero_delay_vector_toggle_shift:  {}
[12/15 16:29:35     22s]   preferred_cell_stripes:  {}
[12/15 16:29:35     22s]   program_name:          {Tempus Timing Signoff Solution}
[12/15 16:29:35     22s]   program_short_name:    tempus
[12/15 16:29:35     22s]   program_version:       17.21-s086_1
[12/15 16:29:35     22s]   rc_corners:            rc_corner:default_emulate_early_rc_corner rc_corner:default_emulate_late_rc_corner 
[12/15 16:29:35     22s]                          rc_corner:default_emulate_rc_corner
[12/15 16:29:35     22s]   read_db_version:       {}
[12/15 16:29:35     22s]   read_parasitics_annotate_pin_locations:  0
[12/15 16:29:35     22s]   resize_blockages:      {}
[12/15 16:29:35     22s]   route_blockages:       {}
[12/15 16:29:35     22s]   route_design_adjust_auto_via_weight:  true
[12/15 16:29:35     22s]   route_design_allow_inst_overlaps:  true
[12/15 16:29:35     22s]   route_design_allow_pin_as_feedthru:  true
[12/15 16:29:35     22s]   route_design_antenna_cell_name:  {}
[12/15 16:29:35     22s]   route_design_antenna_diode_insertion:  false
[12/15 16:29:35     22s]   route_design_antenna_pin_limit:  1000
[12/15 16:29:35     22s]   route_design_bottom_routing_layer:  0
[12/15 16:29:35     22s]   route_design_concurrent_minimize_via_count_effort:  medium
[12/15 16:29:35     22s]   route_design_connect_to_bumps:  false
[12/15 16:29:35     22s]   route_design_detail_antenna_eco_list_file:  {}
[12/15 16:29:35     22s]   route_design_detail_auto_stop:  true
[12/15 16:29:35     22s]   route_design_detail_end_iteration:  0
[12/15 16:29:35     22s]   route_design_detail_fix_antenna:  true
[12/15 16:29:35     22s]   route_design_detail_mask_only_on_layer:  false
[12/15 16:29:35     22s]   route_design_detail_min_length_for_spread_wire:  0
[12/15 16:29:35     22s]   route_design_detail_min_length_for_widen_wire:  1.0
[12/15 16:29:35     22s]   route_design_detail_min_slack_for_opt_wire:  0.0
[12/15 16:29:35     22s]   route_design_detail_no_taper_in_layers:  {}
[12/15 16:29:35     22s]   route_design_detail_no_taper_on_output_pin:  false
[12/15 16:29:35     22s]   route_design_detail_on_grid_only:  none
[12/15 16:29:35     22s]   route_design_detail_post_route_litho_repair:  false
[12/15 16:29:35     22s]   route_design_detail_post_route_spread_wire:  auto
[12/15 16:29:35     22s]   route_design_detail_post_route_swap_via:  false
[12/15 16:29:35     22s]   route_design_detail_post_route_wire_widen:  none
[12/15 16:29:35     22s]   route_design_detail_post_route_wire_widen_rule:  {}
[12/15 16:29:35     22s]   route_design_detail_postroute_via_priority:  auto
[12/15 16:29:35     22s]   route_design_detail_search_and_repair:  true
[12/15 16:29:35     22s]   route_design_detail_signoff_effort:  high
[12/15 16:29:35     22s]   route_design_detail_use_multi_cut_via_effort:  low
[12/15 16:29:35     22s]   route_design_diode_insertion_for_clock_nets:  false
[12/15 16:29:35     22s]   route_design_extra_via_enclosure:  0.0
[12/15 16:29:35     22s]   route_design_fix_clock_nets:  false
[12/15 16:29:35     22s]   route_design_fix_top_layer_antenna:  true
[12/15 16:29:35     22s]   route_design_high_freq_constraint_file:  {}
[12/15 16:29:35     22s]   route_design_high_freq_constraint_groups:  {}
[12/15 16:29:35     22s]   route_design_high_freq_match_report_file:  {}
[12/15 16:29:35     22s]   route_design_high_freq_num_reserved_layers:  1
[12/15 16:29:35     22s]   route_design_high_freq_remove_floating_shield:  false
[12/15 16:29:35     22s]   route_design_high_freq_search_repair:  auto
[12/15 16:29:35     22s]   route_design_high_freq_shield_trim_length:  0.0
[12/15 16:29:35     22s]   route_design_honor_power_domain:  false
[12/15 16:29:35     22s]   route_design_ignore_antenna_top_cell_pin:  true
[12/15 16:29:35     22s]   route_design_ignore_follow_pin_shapes:  false
[12/15 16:29:35     22s]   route_design_number_fail_limit:  0
[12/15 16:29:35     22s]   route_design_number_thread:  1
[12/15 16:29:35     22s]   route_design_number_warning_limit:  0
[12/15 16:29:35     22s]   route_design_process_node:  {}
[12/15 16:29:35     22s]   route_design_rc_extraction_corner:  {}
[12/15 16:29:35     22s]   route_design_relaxed_route_rule_spacing_to_pg_nets:  none
[12/15 16:29:35     22s]   route_design_reserve_space_for_multi_cut:  false
[12/15 16:29:35     22s]   route_design_reverse_direction:  {}
[12/15 16:29:35     22s]   route_design_route_clock_nets_first:  true
[12/15 16:29:35     22s]   route_design_selected_net_only:  false
[12/15 16:29:35     22s]   route_design_shield_crosstie_offset:  {}
[12/15 16:29:35     22s]   route_design_skip_analog:  false
[12/15 16:29:35     22s]   route_design_strict_honor_route_rule:  false
[12/15 16:29:35     22s]   route_design_stripe_layer_range:  {}
[12/15 16:29:35     22s]   route_design_third_party_data:  false
[12/15 16:29:35     22s]   route_design_tie_net_to_shape:  auto
[12/15 16:29:35     22s]   route_design_top_routing_layer:  0
[12/15 16:29:35     22s]   route_design_trim_pull_back_distance_from_boundary:  {}
[12/15 16:29:35     22s]   route_design_trunk_with_cluster_target_size:  1
[12/15 16:29:35     22s]   route_design_unconnected_ports:  false
[12/15 16:29:35     22s]   route_design_use_auto_via:  auto
[12/15 16:29:35     22s]   route_design_via_weight:  {}
[12/15 16:29:35     22s]   route_design_with_eco:  false
[12/15 16:29:35     22s]   route_design_with_litho_driven:  false
[12/15 16:29:35     22s]   route_design_with_si_driven:  false
[12/15 16:29:35     22s]   route_design_with_timing_driven:  false
[12/15 16:29:35     22s]   route_design_with_trim_metal:  {}
[12/15 16:29:35     22s]   route_design_with_via_in_pin:  false
[12/15 16:29:35     22s]   route_design_with_via_in_pin_single_mask:  false
[12/15 16:29:35     22s]   route_design_with_via_only_for_lib_cell_pin:  false
[12/15 16:29:35     22s]   route_rules:           
[12/15 16:29:35     22s]   route_special_allow_non_preferred_direction_route:  false
[12/15 16:29:35     22s]   route_special_avoid_over_core_row_layer:  {max layer of standard cell pin}
[12/15 16:29:35     22s]   route_special_block_pin_connect_ring_pin_corners:  false
[12/15 16:29:35     22s]   route_special_block_pin_route_with_pin_width:  false
[12/15 16:29:35     22s]   route_special_connect_broken_core_pin:  false
[12/15 16:29:35     22s]   route_special_core_pin_ignore_obs:  none
[12/15 16:29:35     22s]   route_special_core_pin_length:  0.0
[12/15 16:29:35     22s]   route_special_core_pin_length_as_inst:  false
[12/15 16:29:35     22s]   route_special_core_pin_max_via_scale:  {}
[12/15 16:29:35     22s]   route_special_core_pin_merge_limit:  0.0
[12/15 16:29:35     22s]   route_special_core_pin_refer_to_M1:  false
[12/15 16:29:35     22s]   route_special_core_pin_reference_macro:  {}
[12/15 16:29:35     22s]   route_special_core_pin_snap_to:  m1_pin
[12/15 16:29:35     22s]   route_special_endcap_as_core:  false
[12/15 16:29:35     22s]   route_special_extend_nearest_target:  false
[12/15 16:29:35     22s]   route_special_jog_threshold_ratio:  10.0
[12/15 16:29:35     22s]   route_special_layer_non_preferred_direction_cost:  {}
[12/15 16:29:35     22s]   route_special_layer_preferred_direction_cost:  {}
[12/15 16:29:35     22s]   route_special_pad_pin_min_via_size:  20.0
[12/15 16:29:35     22s]   route_special_pad_pin_split:  {}
[12/15 16:29:35     22s]   route_special_pad_ring_use_lef:  true
[12/15 16:29:35     22s]   route_special_pg_pin_as_signal:  {}
[12/15 16:29:35     22s]   route_special_secondary_pin_max_gap:  0.0
[12/15 16:29:35     22s]   route_special_secondary_pin_rail_width:  0.0
[12/15 16:29:35     22s]   route_special_signal_pin_as_pg:  false
[12/15 16:29:35     22s]   route_special_split_long_via:  {0 0 -1 -1}
[12/15 16:29:35     22s]   route_special_target_number:  0
[12/15 16:29:35     22s]   route_special_target_search_distance:  0.0
[12/15 16:29:35     22s]   route_special_time_limit:  0.0
[12/15 16:29:35     22s]   route_special_via_connect_to_shape:  padring ring stripe blockring blockpin coverpin noshape blockwire corewire followpin ... (total 
[12/15 16:29:35     22s]                                        length 11)
[12/15 16:29:35     22s]   route_special_via_through_to_closest_ring:  false
[12/15 16:29:35     22s]   route_types:           
[12/15 16:29:35     22s]   rows:                  {}
[12/15 16:29:35     22s]   script_search_path:    .
[12/15 16:29:35     22s]   selected:              
[12/15 16:29:35     22s]   set_db_verbose:        false
[12/15 16:29:35     22s]   si_accumulated_small_aggressor_factor:  1.0
[12/15 16:29:35     22s]   si_accumulated_small_aggressor_mode:  cap
[12/15 16:29:35     22s]   si_accumulated_small_aggressor_threshold:  10.01
[12/15 16:29:35     22s]   si_aggressor_alignment:  timing_aware_edge
[12/15 16:29:35     22s]   si_clock_synchronicity:  synchronous
[12/15 16:29:35     22s]   si_delay_clock_delta_threshold:  -1.0
[12/15 16:29:35     22s]   si_delay_delta_annotation_mode:  arc
[12/15 16:29:35     22s]   si_delay_delta_threshold:  -1.0
[12/15 16:29:35     22s]   si_delay_enable_double_clocking_check:  false
[12/15 16:29:35     22s]   si_delay_enable_logical_correlation:  false
[12/15 16:29:35     22s]   si_delay_enable_report:  false
[12/15 16:29:35     22s]   si_delay_only:         false
[12/15 16:29:35     22s]   si_delay_separate_on_data:  false
[12/15 16:29:35     22s]   si_enable_bus_attacker_correlation:  false
[12/15 16:29:35     22s]   si_enable_drv_with_delta_slew:  false
[12/15 16:29:35     22s]   si_enable_glitch_overshoot_undershoot:  false
[12/15 16:29:35     22s]   si_enable_glitch_propagation:  false
[12/15 16:29:35     22s]   si_enable_glitch_propagation_spice_deck:  false
[12/15 16:29:35     22s]   si_enable_virtual_attacker_constituent_report:  false
[12/15 16:29:35     22s]   si_glitch_enable_report:  false
[12/15 16:29:35     22s]   si_glitch_input_threshold:  0.4
[12/15 16:29:35     22s]   si_glitch_input_voltage_high_threshold:  0.4
[12/15 16:29:35     22s]   si_glitch_input_voltage_low_threshold:  0.4
[12/15 16:29:35     22s]   si_glitch_receiver_clock_peak_limit:  0.05
[12/15 16:29:35     22s]   si_glitch_receiver_latch_peak_limit:  0.1
[12/15 16:29:35     22s]   si_glitch_receiver_peak_limit:  0.15
[12/15 16:29:35     22s]   si_individual_aggressor_clock_threshold:  0.015
[12/15 16:29:35     22s]   si_individual_aggressor_simulation_filter:  true
[12/15 16:29:35     22s]   si_individual_aggressor_threshold:  0.015
[12/15 16:29:35     22s]   si_max_virtual_attacker_constituents:  5
[12/15 16:29:35     22s]   si_nonlinear_aggressor_slew:  true
[12/15 16:29:35     22s]   si_num_iteration:      2
[12/15 16:29:35     22s]   si_reselection:        slack
[12/15 16:29:35     22s]   si_reselection_delay_threshold:  1e-11
[12/15 16:29:35     22s]   si_reselection_hold_slack:  -1e-12
[12/15 16:29:35     22s]   si_reselection_setup_slack:  -1e-12
[12/15 16:29:35     22s]   si_secondary_attacker_decoupling_factor:  1.0
[12/15 16:29:35     22s]   si_skip_noise_model_check:  {}
[12/15 16:29:35     22s]   si_skip_timing_window:  {}
[12/15 16:29:35     22s]   si_switch_probability:  0.3
[12/15 16:29:35     22s]   si_unconstrained_net_use_infinite_timing_window:  true
[12/15 16:29:35     22s]   si_use_infinite_timing_window:  false
[12/15 16:29:35     22s]   sites:                 
[12/15 16:29:35     22s]   skew_groups:           {}
[12/15 16:29:35     22s]   soft_stack_size_limit:  15
[12/15 16:29:35     22s]   source_continue_on_error:  false
[12/15 16:29:35     22s]   source_echo_filename:  false
[12/15 16:29:35     22s]   tech_db_units:         1000
[12/15 16:29:35     22s]   tech_finfet_grid_direction:  vertical
[12/15 16:29:35     22s]   tech_finfet_grid_offset:  0.0
[12/15 16:29:35     22s]   tech_finfet_grid_pitch:  0.0
[12/15 16:29:35     22s]   tech_inst_mask_shift_layers:  {}
[12/15 16:29:35     22s]   tech_mfg_grid:         0.0
[12/15 16:29:35     22s]   timing_all_registers_include_icg_cells:  true
[12/15 16:29:35     22s]   timing_allow_input_delay_on_clock_source:  false
[12/15 16:29:35     22s]   timing_analysis_aocv:  false
[12/15 16:29:35     22s]   timing_analysis_async_checks:  async
[12/15 16:29:35     22s]   timing_analysis_check_type:  setup
[12/15 16:29:35     22s]   timing_analysis_clock_gating:  true
[12/15 16:29:35     22s]   timing_analysis_clock_propagation_mode:  sdc_control
[12/15 16:29:35     22s]   timing_analysis_clock_source_paths:  true
[12/15 16:29:35     22s]   timing_analysis_cppr:  none
[12/15 16:29:35     22s]   timing_analysis_engine:  static
[12/15 16:29:35     22s]   timing_analysis_self_loops_paths_no_skew:  false
[12/15 16:29:35     22s]   timing_analysis_socv:  false
[12/15 16:29:35     22s]   timing_analysis_type:  ocv
[12/15 16:29:35     22s]   timing_aocv_analysis_mode:  launch_capture
[12/15 16:29:35     22s]   timing_aocv_chip_size:  1e+30
[12/15 16:29:35     22s]   timing_aocv_core_size:  1e+30
[12/15 16:29:35     22s]   timing_aocv_derate_mode:  aocv_multiplicative
[12/15 16:29:35     22s]   timing_aocv_slack_threshold:  0.0
[12/15 16:29:35     22s]   timing_aocv_stage_count_update_on_timing_reset:  false
[12/15 16:29:35     22s]   timing_apply_check_derate_to_external_output_delay:  false
[12/15 16:29:35     22s]   timing_apply_default_primary_input_assertion:  true
[12/15 16:29:35     22s]   timing_apply_exceptions_to_data_check_related_pin:  false
[12/15 16:29:35     22s]   timing_build_all_hierarchical_pins:  false
[12/15 16:29:35     22s]   timing_cap_unit:       {}
[12/15 16:29:35     22s]   timing_case_analysis_for_icg_propagation:  false
[12/15 16:29:35     22s]   timing_case_analysis_for_sequential_propagation:  false
[12/15 16:29:35     22s]   timing_case_analysis_propagation:  true
[12/15 16:29:35     22s]   timing_clock_phase_propagation:  both
[12/15 16:29:35     22s]   timing_clock_sense_incremental_mode:  true
[12/15 16:29:35     22s]   timing_clock_source_paths_unconstrained_mark_clock_used_as_data:  true
[12/15 16:29:35     22s]   timing_clock_source_use_driving_cell:  true
[12/15 16:29:35     22s]   timing_clock_uncertainty_from_to_precedence:  false
[12/15 16:29:35     22s]   timing_collection_result_display_limit:  100
[12/15 16:29:35     22s]   timing_collection_variable_assignment_compatibility:  true
[12/15 16:29:35     22s]   timing_conditions:     timing_condition:default_mapping_tc_2 timing_condition:default_mapping_tc_1
[12/15 16:29:35     22s]   timing_constraint_disable_min_max_input_delay_worst_casing:  false
[12/15 16:29:35     22s]   timing_constraint_enable_development_mode:  false
[12/15 16:29:35     22s]   timing_constraint_enable_logging:  false
[12/15 16:29:35     22s]   timing_constraint_enable_report_invalid_begin_end_points:  false
[12/15 16:29:35     22s]   timing_constraint_enable_search_path:  false
[12/15 16:29:35     22s]   timing_constraint_load_minimal_set_for_automated_eco:  false
[12/15 16:29:35     22s]   timing_constraints_warning_on_partial_search_match:  true
[12/15 16:29:35     22s]   timing_continue_on_error:  false
[12/15 16:29:35     22s]   timing_cppr_opposite_edge_mean_scale_factor:  1.0
[12/15 16:29:35     22s]   timing_cppr_opposite_edge_sigma_scale_factor:  1.0
[12/15 16:29:35     22s]   timing_cppr_propagate_thru_latches:  false
[12/15 16:29:35     22s]   timing_cppr_remove_clock_to_data_pessimism:  false
[12/15 16:29:35     22s]   timing_cppr_self_loop_mode:  true
[12/15 16:29:35     22s]   timing_cppr_skip_clock_reconvergence:  false
[12/15 16:29:35     22s]   timing_cppr_skip_clock_reconvergence_for_unmatched_clocks:  false
[12/15 16:29:35     22s]   timing_cppr_threshold_ps:  20.0
[12/15 16:29:35     22s]   timing_cppr_transition_sense:  normal
[12/15 16:29:35     22s]   timing_create_clock_default_propagated:  false
[12/15 16:29:35     22s]   timing_default_opcond_per_lib:  true
[12/15 16:29:35     22s]   timing_defer_mmmc_obj_updates:  false
[12/15 16:29:35     22s]   timing_derate_aocv_dynamic_delays:  true
[12/15 16:29:35     22s]   timing_derate_aocv_reference_point:  1
[12/15 16:29:35     22s]   timing_derate_dynamic_compatibility:  true
[12/15 16:29:35     22s]   timing_derate_ocv_reference_point:  1
[12/15 16:29:35     22s]   timing_derate_spatial_distance_unit:  default
[12/15 16:29:35     22s]   timing_disable_backward_compatible_max_delay_mode:  false
[12/15 16:29:35     22s]   timing_disable_bus_contention_check:  false
[12/15 16:29:35     22s]   timing_disable_clock_period_checks:  false
[12/15 16:29:35     22s]   timing_disable_constant_propagation_for_sequential_cells:  false
[12/15 16:29:35     22s]   timing_disable_drv_report_on_constant_nets:  false
[12/15 16:29:35     22s]   timing_disable_floating_bus_check:  false
[12/15 16:29:35     22s]   timing_disable_genclk_combinational_blocking:  false
[12/15 16:29:35     22s]   timing_disable_inferred_clock_gating_checks:  false
[12/15 16:29:35     22s]   timing_disable_inout_output_side_timing_checks:  false
[12/15 16:29:35     22s]   timing_disable_internal_inout_cell_paths:  true
[12/15 16:29:35     22s]   timing_disable_internal_inout_net_arcs:  true
[12/15 16:29:35     22s]   timing_disable_lib_pulse_width_checks:  false
[12/15 16:29:35     22s]   timing_disable_library_data_to_data_checks:  false
[12/15 16:29:35     22s]   timing_disable_library_tieoffs:  false
[12/15 16:29:35     22s]   timing_disable_netlist_constants:  false
[12/15 16:29:35     22s]   timing_disable_nochange_checks:  false
[12/15 16:29:35     22s]   timing_disable_non_sequential_checks:  false
[12/15 16:29:35     22s]   timing_disable_output_as_clock_port:  false
[12/15 16:29:35     22s]   timing_disable_parallel_arcs:  true
[12/15 16:29:35     22s]   timing_disable_report_header_info:  false
[12/15 16:29:35     22s]   timing_disable_retime_clock_path_slew_propagation:  true
[12/15 16:29:35     22s]   timing_disable_sdf_retain_arc_merging:  false
[12/15 16:29:35     22s]   timing_disable_skew_checks:  false
[12/15 16:29:35     22s]   timing_disable_test_signal_arc:  false
[12/15 16:29:35     22s]   timing_disable_timing_model_latch_inferencing:  true
[12/15 16:29:35     22s]   timing_disable_tristate_disable_arcs:  false
[12/15 16:29:35     22s]   timing_disable_user_data_to_data_checks:  false
[12/15 16:29:35     22s]   timing_driving_cell_override_library:  false
[12/15 16:29:35     22s]   timing_dynamic_loop_breaking:  false
[12/15 16:29:35     22s]   timing_enable_aocv_slack_based:  false
[12/15 16:29:35     22s]   timing_enable_backward_compatible_path_adjust_mode:  false
[12/15 16:29:35     22s]   timing_enable_backward_compatible_tw_mode:  true
[12/15 16:29:35     22s]   timing_enable_case_analysis_conflict_warning:  true
[12/15 16:29:35     22s]   timing_enable_clock2clock_clock_gating_check:  false
[12/15 16:29:35     22s]   timing_enable_clock_phase_based_rise_fall_derating:  false
[12/15 16:29:35     22s]   timing_enable_data_through_clock_gating:  true
[12/15 16:29:35     22s]   timing_enable_derating_for_pulse_width_checks:  false
[12/15 16:29:35     22s]   timing_enable_early_late_data_slews_for_setuphold_mode_checks:  false
[12/15 16:29:35     22s]   timing_enable_genclk_divide_by_inherit_parent_duty_cycle:  false
[12/15 16:29:35     22s]   timing_enable_genclk_source_path_register_limit:  false
[12/15 16:29:35     22s]   timing_enable_generated_clock_edge_based_source_latency:  true
[12/15 16:29:35     22s]   timing_enable_get_obj_escaped_name_backward_compatible:  false
[12/15 16:29:35     22s]   timing_enable_hierarchical_get_nets_support:  false
[12/15 16:29:35     22s]   timing_enable_latency_through_clock_gating:  true
[12/15 16:29:35     22s]   timing_enable_minimal_constraints_loading_for_TSO:  false
[12/15 16:29:35     22s]   timing_enable_minmax_delay_segmentation:  true
[12/15 16:29:35     22s]   timing_enable_mmmc_loop_breaking:  true
[12/15 16:29:35     22s]   timing_enable_multi_drive_net_reduction_with_assertions:  none
[12/15 16:29:35     22s]   timing_enable_multi_frequency_latch_analysis:  false
[12/15 16:29:35     22s]   timing_enable_multi_threaded_reporting:  true
[12/15 16:29:35     22s]   timing_enable_multicycle_data_check_compatibility:  false
[12/15 16:29:35     22s]   timing_enable_path_delay_to_unconstrained_endpoints_compatibility:  false
[12/15 16:29:35     22s]   timing_enable_path_exception_to_pin_compatibility:  false
[12/15 16:29:35     22s]   timing_enable_pessimistic_cppr_for_reconvergent_clock_paths:  false
[12/15 16:29:35     22s]   timing_enable_power_ground_constants:  false
[12/15 16:29:35     22s]   timing_enable_preset_clear_arcs:  false
[12/15 16:29:35     22s]   timing_enable_pulse_latch:  true
[12/15 16:29:35     22s]   timing_enable_report_cppr_clock_style_check_compatibility:  false
[12/15 16:29:35     22s]   timing_enable_separate_device_slew_effect_sensitivities:  false
[12/15 16:29:35     22s]   timing_enable_si_cppr:  true
[12/15 16:29:35     22s]   timing_enable_simultaneous_setup_hold_mode:  true
[12/15 16:29:35     22s]   timing_enable_ssta_clock_only:  false
[12/15 16:29:35     22s]   timing_enable_timing_window_pessimism_removal:  false
[12/15 16:29:35     22s]   timing_enable_tristate_clock_gating:  false
[12/15 16:29:35     22s]   timing_enable_uncertainty_for_clock_checks:  false
[12/15 16:29:35     22s]   timing_enable_uncertainty_for_pulse_width_checks:  false
[12/15 16:29:35     22s]   timing_extract_model_aocv_mode:  none
[12/15 16:29:35     22s]   timing_extract_model_case_analysis_in_library:  true
[12/15 16:29:35     22s]   timing_extract_model_check_arcs_as_lvf:  true
[12/15 16:29:35     22s]   timing_extract_model_consider_design_level_drv:  true
[12/15 16:29:35     22s]   timing_extract_model_disable_cycle_adjustment:  false
[12/15 16:29:35     22s]   timing_extract_model_disable_retime_clock_path_slew_propagation:  false
[12/15 16:29:35     22s]   timing_extract_model_enable_slew_stabilization:  true
[12/15 16:29:35     22s]   timing_extract_model_enable_worst_slew_propagation:  false
[12/15 16:29:35     22s]   timing_extract_model_exhaustive_validation_dir:  {}
[12/15 16:29:35     22s]   timing_extract_model_exhaustive_validation_mode:  false
[12/15 16:29:35     22s]   timing_extract_model_gating_as_nochange_arc:  true
[12/15 16:29:35     22s]   timing_extract_model_ideal_clock_latency_arc:  false
[12/15 16:29:35     22s]   timing_extract_model_include_applied_load_in_characterization_range:  false
[12/15 16:29:35     22s]   timing_extract_model_include_applied_slew_in_characterization_range:  false
[12/15 16:29:35     22s]   timing_extract_model_max_feedthrough_characterization_load:  0.0
[12/15 16:29:35     22s]   timing_extract_model_preserve_clock_name_as_internal_pin:  true
[12/15 16:29:35     22s]   timing_extract_model_slew_propagation_mode:  worst_slew
[12/15 16:29:35     22s]   timing_extract_model_use_characterized_generated_clock_latency:  false
[12/15 16:29:35     22s]   timing_extract_model_write_clock_checks_as_arc:  false
[12/15 16:29:35     22s]   timing_extract_model_write_clock_checks_as_scalar_tables:  false
[12/15 16:29:35     22s]   timing_extract_model_write_lvf:  false
[12/15 16:29:35     22s]   timing_extract_model_write_multiple_master_gen_clock_assertion:  false
[12/15 16:29:35     22s]   timing_generate_normalized_driver_waveform:  true
[12/15 16:29:35     22s]   timing_generated_clocks_allow_nested_assertions:  false
[12/15 16:29:35     22s]   timing_generated_clocks_inherit_ideal_latency:  false
[12/15 16:29:35     22s]   timing_get_of_objects_hier_compatibility:  false
[12/15 16:29:35     22s]   timing_hier_obj_name_compatibility:  true
[12/15 16:29:35     22s]   timing_ignore_lumped_rc_assertions:  false
[12/15 16:29:35     22s]   timing_inter_power_domain_derate_flow_use_path_segment_delay_difference:  false
[12/15 16:29:35     22s]   timing_io_use_clock_network_latency:  ideal
[12/15 16:29:35     22s]   timing_library_build_async_deassert_arc:  true
[12/15 16:29:35     22s]   timing_library_ccs_receiver_weight_factor:  1.0
[12/15 16:29:35     22s]   timing_library_convert_async_setuphold_to_recrem:  1
[12/15 16:29:35     22s]   timing_library_create_statetable_multi_sequential_cells:  true
[12/15 16:29:35     22s]   timing_library_enable_advanced_capacitance_support:  true
[12/15 16:29:35     22s]   timing_library_enable_mismatched_arcs:  1
[12/15 16:29:35     22s]   timing_library_enable_multi_sequential_lib_cell:  false
[12/15 16:29:35     22s]   timing_library_generated_clock_use_group_name:  false
[12/15 16:29:35     22s]   timing_library_hold_sigma_multiplier:  0.0
[12/15 16:29:35     22s]   timing_library_infer_async_pins_from_timing_arcs:  false
[12/15 16:29:35     22s]   timing_library_infer_cap_range_from_ccs_receiver_model:  false
[12/15 16:29:35     22s]   timing_library_infer_cap_range_from_ecsm_receiver_model:  false
[12/15 16:29:35     22s]   timing_library_interpolate_drv_values:  false
[12/15 16:29:35     22s]   timing_library_merge_worst_case_min_pulse_width_arcs:  true
[12/15 16:29:35     22s]   timing_library_pg_pins:  all
[12/15 16:29:35     22s]   timing_library_read_ccs_noise_data:  true
[12/15 16:29:35     22s]   timing_library_read_ccs_power_data:  false
[12/15 16:29:35     22s]   timing_library_read_without_ecsm:  false
[12/15 16:29:35     22s]   timing_library_read_without_power:  true
[12/15 16:29:35     22s]   timing_library_read_without_sensitivity:  false
[12/15 16:29:35     22s]   timing_library_scale_aocv_to_socv_to_n_sigma:  3.0
[12/15 16:29:35     22s]   timing_library_setup_sigma_multiplier:  0.0
[12/15 16:29:35     22s]   timing_library_sort_non_monotonic_ccs_index:  true
[12/15 16:29:35     22s]   timing_library_support_multi_sequential_cells:  true
[12/15 16:29:35     22s]   timing_library_term_voltage_from_lib_pin:  1
[12/15 16:29:35     22s]   timing_library_zero_negative_timing_check_arcs:  false
[12/15 16:29:35     22s]   timing_multi_frequency_clock_rounding_factor:  1e-05
[12/15 16:29:35     22s]   timing_normalized_driver_waveform_clip_linear_part:  false
[12/15 16:29:35     22s]   timing_normalized_driver_waveform_weight_factor:  0.5
[12/15 16:29:35     22s]   timing_nsigma_multiplier:  3.0
[12/15 16:29:35     22s]   timing_null_collection_return_compatibility:  false
[12/15 16:29:35     22s]   timing_path_based_enable_exhaustive_depth_bounded_by_gba:  true
[12/15 16:29:35     22s]   timing_path_based_enable_report_launch_clock_path:  true
[12/15 16:29:35     22s]   timing_path_based_enable_verbose_mode:  1
[12/15 16:29:35     22s]   timing_path_based_exhaustive_enable_design_coverage:  false
[12/15 16:29:35     22s]   timing_path_based_exhaustive_max_paths_limit:  20000000
[12/15 16:29:35     22s]   timing_path_based_retimed_paths_limit:  0
[12/15 16:29:35     22s]   timing_pba_exhaustive_path_nworst_limit:  10000
[12/15 16:29:35     22s]   timing_prefix_module_name_with_library_generated_clock:  true
[12/15 16:29:35     22s]   timing_propagate_latch_data_uncertainty:  false
[12/15 16:29:35     22s]   timing_recompute_sdf_in_setuphold_mode:  false
[12/15 16:29:35     22s]   timing_reduce_multi_drive_net_arcs:  true
[12/15 16:29:35     22s]   timing_reduce_multi_drive_net_arcs_threshold:  10000
[12/15 16:29:35     22s]   timing_report_backward_compatible_max_paths_reporting:  false
[12/15 16:29:35     22s]   timing_report_clock_pin_as_begin_point:  false
[12/15 16:29:35     22s]   timing_report_constraint_enable_extended_drv_format:  false
[12/15 16:29:35     22s]   timing_report_default_formatting:  stage_delay
[12/15 16:29:35     22s]   timing_report_enable_capacitance_computation_for_special_nets:  false
[12/15 16:29:35     22s]   timing_report_enable_cppr_point:  false
[12/15 16:29:35     22s]   timing_report_enable_efficient_unconstrained_path_processing:  false
[12/15 16:29:35     22s]   timing_report_enable_flag_field_symbols:  false
[12/15 16:29:35     22s]   timing_report_enable_markers:  true
[12/15 16:29:35     22s]   timing_report_enable_max_capacitance_drv_for_constant_nets:  false
[12/15 16:29:35     22s]   timing_report_enable_max_path_limit_warning:  false
[12/15 16:29:35     22s]   timing_report_enable_si_debug:  false
[12/15 16:29:35     22s]   timing_report_enable_unique_pins_multiple_capture_clock_paths:  false
[12/15 16:29:35     22s]   timing_report_enable_verbose_ssta_mode:  false
[12/15 16:29:35     22s]   timing_report_fields:  {timing_point flags arc edge cell fanout transition delay arrival}
[12/15 16:29:35     22s]   timing_report_generated_clock_info:  true
[12/15 16:29:35     22s]   timing_report_group_based_mode:  false
[12/15 16:29:35     22s]   timing_report_max_transition_check_using_nsigma_slew:  false
[12/15 16:29:35     22s]   timing_report_precision:  3
[12/15 16:29:35     22s]   timing_report_redirect_message_types:  none
[12/15 16:29:35     22s]   timing_report_retime_formatting_mode:  retime_replace
[12/15 16:29:35     22s]   timing_report_skip_constraint_loop_check:  false
[12/15 16:29:35     22s]   timing_report_split_other_end_arrival:  false
[12/15 16:29:35     22s]   timing_report_timing_header_detail_info:  default
[12/15 16:29:35     22s]   timing_report_unconstrained_path_early_late_header:  false
[12/15 16:29:35     22s]   timing_report_unconstrained_paths:  false
[12/15 16:29:35     22s]   timing_report_use_worst_parallel_cell_arc:  false
[12/15 16:29:35     22s]   timing_resolve_driver_conflicts:  aggressive
[12/15 16:29:35     22s]   timing_scaling_for_negative_checks:  default
[12/15 16:29:35     22s]   timing_scaling_for_negative_delays:  default
[12/15 16:29:35     22s]   timing_sdf_adjust_negative_setuphold:  false
[12/15 16:29:35     22s]   timing_sdf_enable_setuphold_scond_ccond:  false
[12/15 16:29:35     22s]   timing_self_loop_paths_no_skew_max_depth:  10
[12/15 16:29:35     22s]   timing_self_loop_paths_no_skew_max_slack:  0.0
[12/15 16:29:35     22s]   timing_set_clock_source_to_output_as_data:  false
[12/15 16:29:35     22s]   timing_socv_analysis_nsigma_multiplier:  3.0
[12/15 16:29:35     22s]   timing_socv_rc_variation_mode:  true
[12/15 16:29:35     22s]   timing_socv_statistical_min_max_mode:  mean_and_three_sigma_bounded
[12/15 16:29:35     22s]   timing_ssta_report_endpoint_description:  false
[12/15 16:29:35     22s]   timing_suppress_escape_characters:  true
[12/15 16:29:35     22s]   timing_suppress_ilm_constraint_mismatches:  false
[12/15 16:29:35     22s]   timing_time_unit:      none
[12/15 16:29:35     22s]   timing_use_clock_pin_attribute_for_clock_net_marking:  false
[12/15 16:29:35     22s]   timing_use_latch_early_launch_edge:  true
[12/15 16:29:35     22s]   timing_use_latch_time_borrow:  true
[12/15 16:29:35     22s]   timing_write_sdf_no_escape_backslash:  false
[12/15 16:29:35     22s]   ui_precision:          3
[12/15 16:29:35     22s]   ui_precision_capacitance:  3
[12/15 16:29:35     22s]   ui_precision_derating:  3
[12/15 16:29:35     22s]   ui_precision_power:    3
[12/15 16:29:35     22s]   ui_precision_sensitivities:  3
[12/15 16:29:35     22s]   ui_precision_timing:   3
[12/15 16:29:35     22s]   via_def_rules:         
[12/15 16:29:35     22s]   via_defs:              {}
[12/15 16:29:35     22s]   write_db_cmd_file_limit:  10
[12/15 16:29:35     22s]   write_db_create_read_file:  false
[12/15 16:29:35     22s]   write_db_include_metal_fill_rules:  0
[12/15 16:29:35     22s]   write_db_portable:     true
[12/15 16:29:35     22s]   write_def_lef_out_version:  5.8
[12/15 16:29:35     22s]   write_netlist_full_pin_out:  false
[12/15 16:29:35     22s]   write_netlist_port_association_style:  false
[12/15 16:29:35     22s] 
[12/15 16:29:35     22s] @tempus 6> get_db delaycal_enable_si
false
[12/15 16:32:25     30s] @tempus 7> set_db delaycal_enable_si true

[12/15 16:32:31     31s] 1 true
[12/15 16:32:31     31s] @tempus 8> get_db si_delay_enable_report 
false
[12/15 16:33:16     33s] @tempus 9> set_db si_delay_enable_report true
1 true
[12/15 16:33:23     33s] @tempus 10> update_timing
Starting SI iteration 1 using Infinite Timing Windows
[12/15 16:33:28     34s] #################################################################################
[12/15 16:33:28     34s] # Design Name: dtmf_recvr_core
[12/15 16:33:28     34s] # Design Mode: 65nm
[12/15 16:33:28     34s] # Analysis Mode: MMMC OCV 
[12/15 16:33:28     34s] # Parasitics Mode: SPEF/RCDB
[12/15 16:33:28     34s] # Signoff Settings: SI On 
[12/15 16:33:28     34s] #################################################################################
[12/15 16:33:28     34s] AAE_INFO: 1 threads acquired from CTE.
[12/15 16:33:28     34s] Setting infinite Tws ...
[12/15 16:33:28     34s] First Iteration Infinite Tw... 
[12/15 16:33:28     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 913.1M, InitMEM = 913.1M)
[12/15 16:33:28     34s] Start delay calculation (fullDC) (1 T). (MEM=913.078)
[12/15 16:33:28     34s] End AAE Lib Interpolated Model. (MEM=913.078 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN32_tdsp_data_out_14_, driver FE_OFC32_tdsp_data_out_14_/Y voltage 1.08 does not match reveiver RAM_128x16_TEST_INST/CPF_LS__HIER_INST_1/CPF_LS_13_n_246/A voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/TDSP_CORE_MACH_INST/phi_1_reg/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[15]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[14]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[13]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[12]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[11]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[10]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[6]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[8]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/PROG_BUS_MACH_INST/data_out_reg[7]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/EXECUTE_INST/pc_reg[5]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[15]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/ir_reg[6]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[5]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/ir_reg[15]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[6]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[13]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[12]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (IMPMSMV-1810):	Net FE_OFN28_scan_en, driver FE_OFC28_scan_en/Y voltage 1.08 does not match reveiver TDSP_CORE_INST1/DECODE_INST/decode_reg[11]/SE voltage 0.9.
[12/15 16:33:28     34s] **WARN: (EMS-62):	Message <IMPMSMV-1810> has exceeded the default message display limit of 20.
[12/15 16:33:28     34s] To avoid this warning, increase the display limit per unique message by
[12/15 16:33:28     34s] using the set_message -limit <number> command.
[12/15 16:33:28     34s] The message limit can be removed by using the set_message -no_limit command.
[12/15 16:33:28     34s] Note that setting a very large number using the set_message -limit command
[12/15 16:33:28     34s] or removing the message limit using the set_message -no_limit command can
[12/15 16:33:28     34s] significantly increase the log file size.
[12/15 16:33:28     34s] To suppress a message, use the set_message -suppress command.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'SDRFFRX1MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'SDRFFRX2MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'SDRFFDX1MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk_slow' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'ISOLNX2MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'rom_via_metro' does not have characterized noise model(s) for 'rom_via_metro_ss_1p08v_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'LVLLHEHX2MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'HEAD8DRINGMTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'sram_sp_metro' does not have characterized noise model(s) for 'sram_sp_metro_ss_1p08v_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'BUFGX8MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'HEAD8DMTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'CLKOR2X1MTR' does not have characterized noise model(s) for 'scmetro_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'LVLHLEHX2MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_1p08v_0p9v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'BUFGX2MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_125c, scmetropmk_cmos10lp_rvt_ss_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:28     34s] **WARN: (IMPESI-3086):	The cell 'LVLLHEHX8MTR' does not have characterized noise model(s) for 'scmetropmk_cmos10lp_rvt_ss_0p9v_1p08v_125c' lib(s). Missing noise information could compromise the accuracy of analysis.
[12/15 16:33:30     36s] AAE_INFO-618: Total number of nets in the design is 10958,  94.3 percent of the nets selected for SI analysis
[12/15 16:33:30     36s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/15 16:33:30     36s] End delay calculation. (MEM=952.234 CPU=0:00:02.2 REAL=0:00:02.0)
[12/15 16:33:30     36s] End delay calculation (fullDC). (MEM=952.234 CPU=0:00:02.4 REAL=0:00:02.0)
[12/15 16:33:30     36s] esiiDumpWaveformsThread is successfull 1 
[12/15 16:33:30     36s] Save waveform /tmp/ssv_tmpdir_5687_M1FJ2V/.AAE_k1n1ia/.AAE_5687/waveform.data in separate thread...
[12/15 16:33:30     36s] Finish pthread dumping compressed waveforms.
[12/15 16:33:30     36s] *** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 952.2M) ***
[12/15 16:33:30     36s] **ERROR: (TA-1014):	Detected a missing clock arrival for one transition in view default_emulate_view at pin PLLCLK_INST/clk2x because a timing arc of this pin allows only one transition to propagate. No clock will propagate beyond this pin.
[12/15 16:33:30     36s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 936.2M)
[12/15 16:33:31     36s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 968.2M)
[12/15 16:33:31     36s] Starting SI iteration 2
[12/15 16:33:31     36s] AAE_INFO: 1 threads acquired from CTE.
[12/15 16:33:31     36s] Start delay calculation (fullDC) (1 T). (MEM=934.863)
[12/15 16:33:31     36s] End AAE Lib Interpolated Model. (MEM=934.863 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/15 16:33:31     37s] AAE_INFO-618: Total number of nets in the design is 10958,  1.8 percent of the nets selected for SI analysis
[12/15 16:33:31     37s] End delay calculation. (MEM=949.016 CPU=0:00:00.3 REAL=0:00:00.0)
[12/15 16:33:31     37s] End delay calculation (fullDC). (MEM=949.016 CPU=0:00:00.3 REAL=0:00:00.0)
[12/15 16:33:31     37s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 949.0M) ***
[12/15 16:33:31     37s] **ERROR: (TA-1014):	Detected a missing clock arrival for one transition in view default_emulate_view at pin PLLCLK_INST/clk2x because a timing arc of this pin allows only one transition to propagate. No clock will propagate beyond this pin.
[12/15 16:33:31     37s] 0
[12/15 16:33:31     37s] @tempus 11> report_timing

[12/15 16:33:44     37s] ###############################################################
[12/15 16:33:44     37s] #  Generated by:      Cadence Tempus 17.21-s086_1
[12/15 16:33:44     37s] #  OS:                Linux x86_64(Host ID ra01)
[12/15 16:33:44     37s] #  Generated on:      Mon Dec 15 16:33:44 2025
[12/15 16:33:44     37s] #  Design:            dtmf_recvr_core
[12/15 16:33:44     37s] #  Command:           report_timing
[12/15 16:33:44     37s] ###############################################################
[12/15 16:33:44     37s] Path 1: VIOLATED (-2.175 ns) Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK->D[15]
[12/15 16:33:44     37s]               Group: m_dsram_clk
[12/15 16:33:44     37s]          Startpoint: (F) tdsp_sel
[12/15 16:33:44     37s]               Clock:
[12/15 16:33:44     37s]            Endpoint: (R) RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]
[12/15 16:33:44     37s]               Clock: (R) m_dsram_clk
[12/15 16:33:44     37s] 
[12/15 16:33:44     37s]                        Capture       Launch
[12/15 16:33:44     37s]          Clock Edge:+    4.000        0.000
[12/15 16:33:44     37s]         Src Latency:+    0.000        0.000
[12/15 16:33:44     37s]         Net Latency:+    0.000 (P)    0.000 (I)
[12/15 16:33:44     37s]             Arrival:=    4.000        0.000
[12/15 16:33:44     37s] 
[12/15 16:33:44     37s]               Setup:-    0.309
[12/15 16:33:44     37s]       Required Time:=    3.691
[12/15 16:33:44     37s]        Launch Clock:=    0.000
[12/15 16:33:44     37s]           Data Path:+    5.867
[12/15 16:33:44     37s]               Slack:=   -2.175
[12/15 16:33:44     37s] 
[12/15 16:33:44     37s] #-----------------------------------------------------------------------------------------------------------------
[12/15 16:33:44     37s] # Timing Point                                Flags  Arc       Edge  Cell           Fanout  Trans   Delay  Arrival  
[12/15 16:33:44     37s] #                                                                                            (ns)    (ns)     (ns)  
[12/15 16:33:44     37s] #-----------------------------------------------------------------------------------------------------------------
[12/15 16:33:44     37s]   tdsp_sel                                    -      tdsp_sel  F     (arrival)           1  0.004   0.004    0.004  
[12/15 16:33:44     37s]   TDSP_CORE_MUX_INST/g506/Y                   -      A->Y      R     INVX2MTR           12  0.007   0.671    0.675  
[12/15 16:33:44     37s]   TDSP_CORE_MUX_INST/g505/Y                   -      A->Y      F     INVX2MTR           27  1.278   1.077    1.752  
[12/15 16:33:44     37s]   TDSP_CORE_MUX_INST/g516/Y                   -      A->Y      R     INVX2MTR           15  1.172   1.234    2.986  
[12/15 16:33:44     37s]   TDSP_CORE_MUX_INST/g497/Y                   -      A1->Y     R     AO22X2MTR          11  1.415   1.089    4.076  
[12/15 16:33:44     37s]   DATA_SAMPLE_MUX_INST/g279/Y                 -      A1N->Y    R     OAI2B1X2MTR         2  1.495   1.547    5.623  
[12/15 16:33:44     37s]   RAM_256x16_TEST_INST/FE_RC_76_0/Y           -      A->Y      R     CLKBUFX16MTR        1  1.311   0.244    5.867  
[12/15 16:33:44     37s]   RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]  -      D[15]     R     sram_sp_metro       1  0.150   0.004    5.867  
[12/15 16:33:44     37s] #-----------------------------------------------------------------------------------------------------------------
[12/15 16:33:44     37s] 
[12/15 16:33:44     37s] @tempus 12> get_db *cppr*

[12/15 16:34:00     38s] Object: root:/
[12/15 16:34:00     38s]   timing_analysis_cppr:  none
[12/15 16:34:00     38s]   timing_cppr_opposite_edge_mean_scale_factor:  1.0
[12/15 16:34:00     38s]   timing_cppr_opposite_edge_sigma_scale_factor:  1.0
[12/15 16:34:00     38s]   timing_cppr_propagate_thru_latches:  false
[12/15 16:34:00     38s]   timing_cppr_remove_clock_to_data_pessimism:  false
[12/15 16:34:00     38s]   timing_cppr_self_loop_mode:  true
[12/15 16:34:00     38s]   timing_cppr_skip_clock_reconvergence:  false
[12/15 16:34:00     38s]   timing_cppr_skip_clock_reconvergence_for_unmatched_clocks:  false
[12/15 16:34:00     38s]   timing_cppr_threshold_ps:  20.0
[12/15 16:34:00     38s]   timing_cppr_transition_sense:  normal
[12/15 16:34:00     38s]   timing_enable_pessimistic_cppr_for_reconvergent_clock_paths:  false
[12/15 16:34:00     38s]   timing_enable_report_cppr_clock_style_check_compatibility:  false
[12/15 16:34:00     38s]   timing_enable_si_cppr:  true
[12/15 16:34:00     38s]   timing_report_enable_cppr_point:  false
[12/15 16:34:00     38s] 
[12/15 16:34:00     38s] @tempus 13> set
[12/15 16:34:27     40s] wrong # args: should be "set varName ?newValue?"
@tempus 14> get_db timing_analysis_cppr
none
[12/15 16:34:44     40s] @tempus 15> help get_db timing_analysis_cppr 
No help entry for get_db timing_analysis_cppr
[12/15 16:34:57     41s] 
[12/15 16:34:57     41s] @tempus 16> help timing_analysis_cppr 
Attribute: timing_analysis_cppr (on obj_type: root)
[12/15 16:35:03     41s]   Description:          cppr
[12/15 16:35:03     41s]   category:             timing
[12/15 16:35:03     41s]   default:              none
[12/15 16:35:03     41s]   is_computed:          false
[12/15 16:35:03     41s]   is_settable:          true
[12/15 16:35:03     41s]   is_user_defined:      false
[12/15 16:35:03     41s]   skip_in_db:           false
[12/15 16:35:03     41s]   type:                 enum {both none setup hold}
[12/15 16:35:03     41s]   indices:              
[12/15 16:35:03     41s] 
[12/15 16:35:03     41s] @tempus 17> get_db *cppr*

[12/15 16:35:17     42s] Object: root:/
[12/15 16:35:17     42s]   timing_analysis_cppr:  none
[12/15 16:35:17     42s]   timing_cppr_opposite_edge_mean_scale_factor:  1.0
[12/15 16:35:17     42s]   timing_cppr_opposite_edge_sigma_scale_factor:  1.0
[12/15 16:35:17     42s]   timing_cppr_propagate_thru_latches:  false
[12/15 16:35:17     42s]   timing_cppr_remove_clock_to_data_pessimism:  false
[12/15 16:35:17     42s]   timing_cppr_self_loop_mode:  true
[12/15 16:35:17     42s]   timing_cppr_skip_clock_reconvergence:  false
[12/15 16:35:17     42s]   timing_cppr_skip_clock_reconvergence_for_unmatched_clocks:  false
[12/15 16:35:17     42s]   timing_cppr_threshold_ps:  20.0
[12/15 16:35:17     42s]   timing_cppr_transition_sense:  normal
[12/15 16:35:17     42s]   timing_enable_pessimistic_cppr_for_reconvergent_clock_paths:  false
[12/15 16:35:17     42s]   timing_enable_report_cppr_clock_style_check_compatibility:  false
[12/15 16:35:17     42s]   timing_enable_si_cppr:  true
[12/15 16:35:17     42s]   timing_report_enable_cppr_point:  false
[12/15 16:35:17     42s] 
[12/15 16:35:17     42s] @tempus 18> set_db timing_report_enable_cppr_point true
1 true
[12/15 16:35:31     43s] @tempus 19> update_timing
0
[12/15 16:35:51     44s] @tempus 20> report_timing
###############################################################
[12/15 16:35:59     44s] #  Generated by:      Cadence Tempus 17.21-s086_1
[12/15 16:35:59     44s] #  OS:                Linux x86_64(Host ID ra01)
[12/15 16:35:59     44s] #  Generated on:      Mon Dec 15 16:35:59 2025
[12/15 16:35:59     44s] #  Design:            dtmf_recvr_core
[12/15 16:35:59     44s] #  Command:           report_timing
[12/15 16:35:59     44s] ###############################################################
[12/15 16:35:59     44s] Path 1: VIOLATED (-2.175 ns) Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK->D[15]
[12/15 16:35:59     44s]               Group: m_dsram_clk
[12/15 16:35:59     44s]          Startpoint: (F) tdsp_sel
[12/15 16:35:59     44s]               Clock:
[12/15 16:35:59     44s]            Endpoint: (R) RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]
[12/15 16:35:59     44s]               Clock: (R) m_dsram_clk
[12/15 16:35:59     44s] 
[12/15 16:35:59     44s]                        Capture       Launch
[12/15 16:35:59     44s]          Clock Edge:+    4.000        0.000
[12/15 16:35:59     44s]         Src Latency:+    0.000        0.000
[12/15 16:35:59     44s]         Net Latency:+    0.000 (P)    0.000 (I)
[12/15 16:35:59     44s]             Arrival:=    4.000        0.000
[12/15 16:35:59     44s] 
[12/15 16:35:59     44s]               Setup:-    0.309
[12/15 16:35:59     44s]       Required Time:=    3.691
[12/15 16:35:59     44s]        Launch Clock:=    0.000
[12/15 16:35:59     44s]           Data Path:+    5.867
[12/15 16:35:59     44s]               Slack:=   -2.175
[12/15 16:35:59     44s] 
[12/15 16:35:59     44s] #-----------------------------------------------------------------------------------------------------------------
[12/15 16:35:59     44s] # Timing Point                                Flags  Arc       Edge  Cell           Fanout  Trans   Delay  Arrival  
[12/15 16:35:59     44s] #                                                                                            (ns)    (ns)     (ns)  
[12/15 16:35:59     44s] #-----------------------------------------------------------------------------------------------------------------
[12/15 16:35:59     44s]   tdsp_sel                                    -      tdsp_sel  F     (arrival)           1  0.004   0.004    0.004  
[12/15 16:35:59     44s]   TDSP_CORE_MUX_INST/g506/Y                   -      A->Y      R     INVX2MTR           12  0.007   0.671    0.675  
[12/15 16:35:59     44s]   TDSP_CORE_MUX_INST/g505/Y                   -      A->Y      F     INVX2MTR           27  1.278   1.077    1.752  
[12/15 16:35:59     44s]   TDSP_CORE_MUX_INST/g516/Y                   -      A->Y      R     INVX2MTR           15  1.172   1.234    2.986  
[12/15 16:35:59     44s]   TDSP_CORE_MUX_INST/g497/Y                   -      A1->Y     R     AO22X2MTR          11  1.415   1.089    4.076  
[12/15 16:35:59     44s]   DATA_SAMPLE_MUX_INST/g279/Y                 -      A1N->Y    R     OAI2B1X2MTR         2  1.495   1.547    5.623  
[12/15 16:35:59     44s]   RAM_256x16_TEST_INST/FE_RC_76_0/Y           -      A->Y      R     CLKBUFX16MTR        1  1.311   0.244    5.867  
[12/15 16:35:59     44s]   RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]  -      D[15]     R     sram_sp_metro       1  0.150   0.004    5.867  
[12/15 16:35:59     44s] #-----------------------------------------------------------------------------------------------------------------
[12/15 16:35:59     44s] 
[12/15 16:35:59     44s] @tempus 21> set paths [ get_timing_paths -max_paths 1000 -early ]
[12/15 16:36:20     45s] invalid command name "get_timing_paths"
@tempus 22> # Use '-collection' to save the result to a variable instead of printing it
@tempus 23> set paths [report_timing -max_paths 1000 -early -path_type full_clock -collection]set paths [report_timing -max_paths 1000 -early -path_type full_clock -collection]
0xd3d
[12/15 16:37:28     48s] @tempus 24> set cppr_count 0
0
[12/15 16:37:35     49s] @tempus 25> 

[12/15 16:37:35     49s] @tempus 25> foreach path $paths {
[12/15 16:37:35     49s] +     # Get the CPPR (CRPR) value from the path object
[12/15 16:37:35     49s] +     set cppr_val [get_db $path .crpr]
[12/15 16:37:35     49s] +     
[12/15 16:37:35     49s] +     # Check if it's non-zero
[12/15 16:37:35     49s] +     if {$cppr_val > 0.0} {
[12/15 16:37:35     49s] +         incr cppr_count
[12/15 16:37:35     49s] +         puts "Path found with CPPR credit: $cppr_val ns"
[12/15 16:37:35     49s] +     }
[12/15 16:37:35     49s] + }
foreach path $paths {
    # Get the CPPR (CRPR) value from the path object
    set cppr_val [get_db $path .crpr]
    
    # Check if it's non-zero
    if {$cppr_val > 0.0} {
        incr cppr_count
        puts "Path found with CPPR credit: $cppr_val ns"
    }
}
[12/15 16:37:35     49s] **ERROR: (IMPDBTCL-247):	'crpr' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.
[12/15 16:37:36     49s] 
[12/15 16:37:36     49s] @tempus 26> 

[12/15 16:37:36     49s] @tempus 26> puts "Total paths with CPPR: $cppr_count"puts "Total paths with CPPR: $cppr_count"
Total paths with CPPR: 0
[12/15 16:37:37     49s] @tempus 27> set cppr_count 0
0
[12/15 16:38:26     51s] @tempus 28> 

[12/15 16:38:26     51s] @tempus 28> foreach path $paths {
[12/15 16:38:26     51s] +     # Get the CPPR value using the correct attribute name
[12/15 16:38:26     51s] +     set cppr_val [get_db $path .common_path_pessimism]
[12/15 16:38:26     51s] +     
[12/15 16:38:26     51s] +     # Check if it exists and is non-zero
[12/15 16:38:26     51s] +     if { $cppr_val != "" && $cppr_val > 0.0 } {
[12/15 16:38:26     51s] +         incr cppr_count
[12/15 16:38:26     51s] +         puts "Path found with CPPR credit: $cppr_val ns"
[12/15 16:38:26     51s] +     }
[12/15 16:38:26     51s] + }
foreach path $paths {
    # Get the CPPR value using the correct attribute name
    set cppr_val [get_db $path .common_path_pessimism]
    
    # Check if it exists and is non-zero
    if { $cppr_val != "" && $cppr_val > 0.0 } {
        incr cppr_count
        puts "Path found with CPPR credit: $cppr_val ns"
    }
}
[12/15 16:38:26     51s] **ERROR: (IMPDBTCL-247):	'common_path_pessimism' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.
[12/15 16:38:26     51s] 

[12/15 16:38:26     51s] @tempus 29> 
[12/15 16:38:26     51s] @tempus 29> puts "Total paths with CPPR: $cppr_count"puts "Total paths with CPPR: $cppr_count"
Total paths with CPPR: 0
[12/15 16:38:28     51s] @tempus 30> # Get the first path from your collection
@tempus 31> set my_path set my_path [lindex $paths 0]
[lindex $paths 0]
[12/15 16:38:46     52s] 0xd3d
[12/15 16:38:46     52s] @tempus 32> 

[12/15 16:38:46     52s] @tempus 32> # Ask Tempus to list every property attached to it
# Ask Tempus to list every property attached to it
[12/15 16:38:46     52s] @tempus 33> get_db $my_path ?get_db $my_path ?
**ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **ERROR: (IMPDBTCL-248):	'name' is not a recognized object/attribute for object type 'timing_path'. Type 'help timing_path:' to get a list of all supported objects and attributes.
[12/15 16:38:47     52s] **WARN: (EMS-62):	Message <IMPDBTCL-248> has exceeded the default message display limit of 20.
[12/15 16:38:47     52s] To avoid this warning, increase the display limit per unique message by
[12/15 16:38:47     52s] using the set_message -limit <number> command.
[12/15 16:38:47     52s] The message limit can be removed by using the set_message -no_limit command.
[12/15 16:38:47     52s] Note that setting a very large number using the set_message -limit command
[12/15 16:38:47     52s] or removing the message limit using the set_message -no_limit command can
[12/15 16:38:47     52s] significantly increase the log file size.
[12/15 16:38:47     52s] To suppress a message, use the set_message -suppress command.
[12/15 16:38:47     52s] @tempus 34> help timing_path
No help entry for timing_path
[12/15 16:39:51     55s] 
[12/15 16:39:51     55s] @tempus 35> # Find a Reg-to-Reg path (internal) where CPPR exists
@tempus 36> report_timing -from [all_registers] -to [all_registers] -max_paths 1 -path_type full_clock -earlyreport_timing -from [all_registers] -to [all_registers] -max_paths 1 -path_type full_clock -early
###############################################################
[12/15 16:40:11     56s] #  Generated by:      Cadence Tempus 17.21-s086_1
[12/15 16:40:11     56s] #  OS:                Linux x86_64(Host ID ra01)
[12/15 16:40:11     56s] #  Generated on:      Mon Dec 15 16:40:11 2025
[12/15 16:40:11     56s] #  Design:            dtmf_recvr_core
[12/15 16:40:11     56s] #  Command:           report_timing -from [all_registers] -to [all_registers] -max_paths 1 -path_type full_clock -early
[12/15 16:40:11     56s] ###############################################################
[12/15 16:40:11     56s] Path 1: MET (0.103 ns) Hold Check with Pin SPI_INST/dout_reg[5]/CK->D
[12/15 16:40:11     56s]               Group: m_clk
[12/15 16:40:11     56s]          Startpoint: (R) SPI_INST/spi_sr_reg[5]/CK
[12/15 16:40:11     56s]               Clock: (R) m_spi_clk
[12/15 16:40:11     56s]            Endpoint: (R) SPI_INST/dout_reg[5]/D
[12/15 16:40:11     56s]               Clock: (R) m_clk
[12/15 16:40:11     56s] 
[12/15 16:40:11     56s]                        Capture       Launch
[12/15 16:40:11     56s]          Clock Edge:+    0.000        0.000
[12/15 16:40:11     56s]         Src Latency:+    0.000        0.000
[12/15 16:40:11     56s]         Net Latency:+    0.337 (P)    0.132 (P)
[12/15 16:40:11     56s]             Arrival:=    0.337        0.132
[12/15 16:40:11     56s] 
[12/15 16:40:11     56s]                Hold:+   -0.053
[12/15 16:40:11     56s]       Required Time:=    0.284
[12/15 16:40:11     56s]        Launch Clock:=    0.132
[12/15 16:40:11     56s]           Data Path:+    0.255
[12/15 16:40:11     56s]               Slack:=    0.103
[12/15 16:40:11     56s]      Timing Path:
[12/15 16:40:11     56s] 
[12/15 16:40:11     56s] #---------------------------------------------------------------------------------------------------------------------
[12/15 16:40:11     56s] # Timing Point                                 Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
[12/15 16:40:11     56s] #                                                                                                (ns)    (ns)     (ns)  
[12/15 16:40:11     56s] #---------------------------------------------------------------------------------------------------------------------
[12/15 16:40:11     56s]   TEST_CONTROL_INST/m_spi_clk                  -      m_spi_clk  R     test_control          -      -       -    0.000  
[12/15 16:40:11     56s]   SPI_INST/RC_CG_HIER_INST23/RC_CGIC_INST/ECK  -      CK->ECK    R     TLATNTSCAX12MTR      12  0.045   0.132    0.132  
[12/15 16:40:11     56s]   SPI_INST/spi_sr_reg[5]/Q                     <<<    CK->Q      R     SDFFQX1MTR            3  0.084   0.255    0.387  
[12/15 16:40:11     56s]   SPI_INST/dout_reg[5]/D                       <<<    D          R     SDFFRHQX4MTR          3  0.103   0.000    0.387  
[12/15 16:40:11     56s] #---------------------------------------------------------------------------------------------------------------------
[12/15 16:40:11     56s]      Other End Path:
[12/15 16:40:11     56s] 
[12/15 16:40:11     56s] #-------------------------------------------------------------------------------------------------------------------
[12/15 16:40:11     56s] # Timing Point                                 Flags  Arc      Edge  Cell             Fanout  Trans   Delay  Arrival  
[12/15 16:40:11     56s] #                                                                                              (ns)    (ns)     (ns)  
[12/15 16:40:11     56s] #-------------------------------------------------------------------------------------------------------------------
[12/15 16:40:11     56s]   TEST_CONTROL_INST/m_clk                      -      m_clk    R     test_control          -      -       -    0.000  
[12/15 16:40:11     56s]   m_clk__L1_I0/Y                               -      A->Y     R     CLKBUFX40MTR         31  0.086   0.172    0.172  
[12/15 16:40:11     56s]   SPI_INST/RC_CG_HIER_INST24/RC_CGIC_INST/ECK  -      CK->ECK  R     TLATNTSCAX12MTR       8  0.181   0.165    0.337  
[12/15 16:40:11     56s]   SPI_INST/dout_reg[5]/CK                      -      CK       R     SDFFRHQX4MTR          8  0.079   0.001    0.337  
[12/15 16:40:11     56s] #-------------------------------------------------------------------------------------------------------------------
[12/15 16:40:11     56s] 
[12/15 16:40:11     56s] @tempus 37> # Ensure CPPR calculation is enabled
@tempus 38> set_analysis_mode -cppr bothset_analysis_mode -cppr both
[12/15 16:40:21     57s] invalid command name "set_analysis_mode"
@tempus 39> set_db timing_analysis_cppr_mode

[12/15 16:42:08     62s] 
[12/15 16:42:08     62s] Usage: set_db [-help] <start> [<chain>] <value> [-dbu] [-index <index_list>] [-quiet] [-verbose]
[12/15 16:42:08     62s] 
[12/15 16:42:08     62s] **ERROR: (IMPTCM-46):	Argument "value" is required for command "set_db", either this option is not specified or an option prior to it is not specified correctly.
[12/15 16:42:08     62s] 
[12/15 16:42:08     62s] @tempus 40> get_db timing_analysis_cppr_mode
**ERROR: (IMPDBTCL-247):	'timing_analysis_cppr_mode' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.
[12/15 16:42:13     62s] 
[12/15 16:42:13     62s] @tempus 41> get_db timing_analysis_cppr 
none
[12/15 16:42:31     63s] @tempus 42> set_db timing_analysis_cppr both
**WARN: (TCLCMD-1131):	'The software has performed a full/partial timing reset. All existing timing path and timing point collection references have been invalidated and may no longer be referenced.'
[12/15 16:43:36     67s] **WARN: (UI-290):	Analysis type switched to onChipVariation, set_timing_derate will only apply to ocv/single, but not bcwc.
[12/15 16:43:36     67s] 1 both
[12/15 16:43:36     67s] @tempus 43> get_db timing_analysis_cppr
[26C
[12/15 16:43:45     67s] both
[12/15 16:43:45     67s] @tempus 44> @tempus 42> set_db timing_analysis_cppr both
@tempus 42> set_db timing_analysis_cppr both
[12/15 16:44:27     71s] invalid command name "@tempus"
[12/15 16:44:27     71s] @tempus 45> **WARN: (TCLCMD-1131):'The software has performed a full/partial timing reset. All existing timing path and timing point collec [1Gtion references have been invalidated and may no longer be referenced.'
**WARN: (TCLCMD-1131):'The software has performed a full/partial timing reset. All existing timing path and timing point collection references have been invalidated and may no longer be referenced.'
[12/15 16:44:27     71s] invalid command name "**WARN:"
[12/15 16:44:27     71s] @tempus 46> **WARN: (UI-290):Analysis type switched to onChipVariation, set_timing_derate will only apply to ocv/single, but not bcwc.
**WARN: (UI-290):Analysis type switched to onChipVariation, set_timing_derate will only apply to ocv/single, but not bcwc.
[12/15 16:44:27     71s] invalid command name "**WARN:"
[12/15 16:44:27     71s] @tempus 47> 1 bo1 both
th
[12/15 16:44:27     71s] invalid command name "1"
[12/15 16:44:27     71s] @tempus 48> @tempus 43> get_db timing_analysis_cppr    @tempus 43> get_db timing_analysis_cppr     
 
[12/15 16:44:27     71s] invalid command name "@tempus"
both
[12/15 16:44:27     71s] @tempus 49> both
[12/15 16:44:27     71s] invalid command name "both"
[12/15 16:44:27     71s] @tempus 50> @tempus 44> 
@tempus 44> 
[12/15 16:44:27     71s] invalid command name "@tempus"
[12/15 16:44:27     71s] @tempus 51> 

[12/15 16:44:27     71s] @tempus 51> report_timing -from [all_registers] -to [all_registers] -early -path_type full_clock
###############################################################
[12/15 16:44:34     71s] #  Generated by:      Cadence Tempus 17.21-s086_1
[12/15 16:44:34     71s] #  OS:                Linux x86_64(Host ID ra01)
[12/15 16:44:34     71s] #  Generated on:      Mon Dec 15 16:44:34 2025
[12/15 16:44:34     71s] #  Design:            dtmf_recvr_core
[12/15 16:44:34     71s] #  Command:           report_timing -from [all_registers] -to [all_registers] -early -path_type full_clock
[12/15 16:44:34     71s] ###############################################################
[12/15 16:44:35     71s] **ERROR: (TA-1014):	Detected a missing clock arrival for one transition in view default_emulate_view at pin PLLCLK_INST/clk2x because a timing arc of this pin allows only one transition to propagate. No clock will propagate beyond this pin.
[12/15 16:44:35     72s] Path 1: MET (0.103 ns) Hold Check with Pin SPI_INST/dout_reg[5]/CK->D
[12/15 16:44:35     72s]               Group: m_clk
[12/15 16:44:35     72s]          Startpoint: (R) SPI_INST/spi_sr_reg[5]/CK
[12/15 16:44:35     72s]               Clock: (R) m_spi_clk
[12/15 16:44:35     72s]            Endpoint: (R) SPI_INST/dout_reg[5]/D
[12/15 16:44:35     72s]               Clock: (R) m_clk
[12/15 16:44:35     72s] 
[12/15 16:44:35     72s]                        Capture       Launch
[12/15 16:44:35     72s]          Clock Edge:+    0.000        0.000
[12/15 16:44:35     72s]         Src Latency:+    0.000        0.000
[12/15 16:44:35     72s]         Net Latency:+    0.337 (P)    0.132 (P)
[12/15 16:44:35     72s]             Arrival:=    0.337        0.132
[12/15 16:44:35     72s] 
[12/15 16:44:35     72s]                Hold:+   -0.053
[12/15 16:44:35     72s]         Cppr Adjust:-    0.000
[12/15 16:44:35     72s]       Required Time:=    0.284
[12/15 16:44:35     72s]        Launch Clock:=    0.132
[12/15 16:44:35     72s]           Data Path:+    0.255
[12/15 16:44:35     72s]               Slack:=    0.103
[12/15 16:44:35     72s]      Timing Path:
[12/15 16:44:35     72s] 
[12/15 16:44:35     72s] #---------------------------------------------------------------------------------------------------------------------
[12/15 16:44:35     72s] # Timing Point                                 Flags  Arc        Edge  Cell             Fanout  Trans   Delay  Arrival  
[12/15 16:44:35     72s] #                                                                                                (ns)    (ns)     (ns)  
[12/15 16:44:35     72s] #---------------------------------------------------------------------------------------------------------------------
[12/15 16:44:35     72s]   TEST_CONTROL_INST/m_spi_clk                  -      m_spi_clk  R     test_control          -      -       -    0.000  
[12/15 16:44:35     72s]   SPI_INST/RC_CG_HIER_INST23/RC_CGIC_INST/ECK  -      CK->ECK    R     TLATNTSCAX12MTR      12  0.045   0.132    0.132  
[12/15 16:44:35     72s]   SPI_INST/spi_sr_reg[5]/Q                     <<<    CK->Q      R     SDFFQX1MTR            3  0.084   0.255    0.387  
[12/15 16:44:35     72s]   SPI_INST/dout_reg[5]/D                       <<<    D          R     SDFFRHQX4MTR          3  0.103   0.000    0.387  
[12/15 16:44:35     72s] #---------------------------------------------------------------------------------------------------------------------
[12/15 16:44:35     72s]      Other End Path:
[12/15 16:44:35     72s] 
[12/15 16:44:35     72s] #-------------------------------------------------------------------------------------------------------------------
[12/15 16:44:35     72s] # Timing Point                                 Flags  Arc      Edge  Cell             Fanout  Trans   Delay  Arrival  
[12/15 16:44:35     72s] #                                                                                              (ns)    (ns)     (ns)  
[12/15 16:44:35     72s] #-------------------------------------------------------------------------------------------------------------------
[12/15 16:44:35     72s]   TEST_CONTROL_INST/m_clk                      -      m_clk    R     test_control          -      -       -    0.000  
[12/15 16:44:35     72s]   m_clk__L1_I0/Y                               -      A->Y     R     CLKBUFX40MTR         31  0.086   0.172    0.172  
[12/15 16:44:35     72s]   SPI_INST/RC_CG_HIER_INST24/RC_CGIC_INST/ECK  -      CK->ECK  R     TLATNTSCAX12MTR       8  0.181   0.165    0.337  
[12/15 16:44:35     72s]   SPI_INST/dout_reg[5]/CK                      -      CK       R     SDFFRHQX4MTR          8  0.079   0.001    0.337  
[12/15 16:44:35     72s] #-------------------------------------------------------------------------------------------------------------------
[12/15 16:44:35     72s] 
[12/15 16:44:35     72s] @tempus 52> set my_paths [report_timing -collection -early]

[12/15 16:44:57     74s] 0xd42
[12/15 16:44:57     74s] @tempus 53> set p [lindex $my_paths 0]
0xd42
[12/15 16:45:05     74s] @tempus 54> get_db $p .?
Object: timing_path:0x7f4fa73b1a80
[12/15 16:45:12     75s] 
[12/15 16:45:12     75s] @tempus 55> report_timing -early \
    -max_paths 1000 \
    -from [all_registers] -to [all_registers] \
    -format {slack common_path_pessimism} \
    > cppr_report.txt

[12/15 16:47:32     87s] **ERROR: (TCLCMD-981):	Unsupported extra argument '-format' in command 'report_timing'.
[12/15 16:47:32     87s] **ERROR: (TCLCMD-981):	Unsupported extra argument 'slack common_path_pessimism' in command 'report_timing'.
[12/15 16:47:32     87s] 
[12/15 16:47:32     87s] @tempus 56> ls_attribute -obj_type timing_path

[12/15 16:48:14     91s] invalid command name "ls_attribute"
[12/15 16:48:14     91s] @tempus 57> get_db attributes 
[17C
[12/15 16:49:03     96s] attribute:obj_type/accept_user_defined_attributes attribute:obj_type/attributes attribute:obj_type/help attribute:obj_type/name attribute:obj_type/obj_type attribute:design/analysis_views attribute:design/area attribute:design/bbox attribute:design/boundaries attribute:design/boundary attribute:design/bumps attribute:design/bus_guides attribute:design/constraint_modes attribute:design/core_bbox attribute:design/core_site attribute:design/core_to_bottom attribute:design/core_to_left attribute:design/core_to_right attribute:design/core_to_top attribute:design/delay_corners attribute:design/dont_touch attribute:design/dont_touch_effective attribute:design/dont_touch_sources attribute:design/dont_use_cells attribute:design/dont_use_cells_effective attribute:design/early_clk_cell_derate_factor attribute:design/early_data_cell_derate_factor attribute:design/early_fall_cell_check_derate_factor attribute:design/early_fall_clk_cell_derate_factor attribute:design/early_fall_data_cell_derate_factor attribute:design/early_rise_cell_check_derate_factor attribute:design/early_rise_clk_cell_derate_factor attribute:design/early_rise_data_cell_derate_factor attribute:design/gcell_grids attribute:design/groups attribute:design/gui_lines attribute:design/gui_rects attribute:design/gui_shapes attribute:design/gui_texts attribute:design/hinsts attribute:design/hnets attribute:design/hpins attribute:design/insts attribute:design/io_bbox attribute:design/io_constraints attribute:design/is_clock_synthesized attribute:design/is_core_to_io attribute:design/is_detail_routed attribute:design/is_global_routed attribute:design/is_ilm attribute:design/is_io_placed attribute:design/is_placed attribute:design/is_proto_model_committed attribute:design/is_proto_model_specified attribute:design/is_rc_extracted attribute:design/is_routed attribute:design/is_scan_optimized attribute:design/late_cell_check_derate_factor attribute:design/late_clk_cell_derate_factor attribute:design/late_data_cell_derate_factor attribute:design/late_fall_cell_check_derate_factor attribute:design/late_fall_clk_cell_derate_factor attribute:design/late_fall_data_cell_derate_factor attribute:design/late_rise_cell_check_derate_factor attribute:design/late_rise_clk_cell_derate_factor attribute:design/late_rise_data_cell_derate_factor attribute:design/local_hinsts attribute:design/local_hnets attribute:design/local_hpins attribute:design/local_insts attribute:design/local_pins attribute:design/markers attribute:design/modules attribute:design/name attribute:design/net_groups attribute:design/nets attribute:design/num_core_rows attribute:design/num_insts attribute:design/num_nets attribute:design/num_pg_nets attribute:design/num_phys_insts attribute:design/oa_design_lib attribute:design/oa_design_view attribute:design/obj_type attribute:design/package_components attribute:design/package_objects attribute:design/partitions attribute:design/pg_nets attribute:design/pg_pins attribute:design/pg_ports attribute:design/phys_insts attribute:design/phys_ports attribute:design/pin_blockages attribute:design/pin_groups attribute:design/pin_guides attribute:design/pin_to_corner_tracks attribute:design/pins attribute:design/place_blockages attribute:design/port_shapes attribute:design/ports attribute:design/power_domains attribute:design/power_modes attribute:design/read_only attribute:design/resize_blockages attribute:design/restore_db_design_name attribute:design/restore_db_tool_name attribute:design/restore_db_tool_version attribute:design/route_blockages attribute:design/route_halo_bottom_layer attribute:design/route_halo_to_boundary attribute:design/route_halo_top_layer attribute:design/row_flip attribute:design/row_spacing attribute:design/row_spacing_type attribute:design/rows attribute:design/texts attribute:design/track_patterns attribute:design/use_cells attribute:base_cell/aocv_weight attribute:base_cell/area attribute:base_cell/base_class attribute:base_cell/base_name attribute:base_cell/base_pins attribute:base_cell/bbox attribute:base_cell/bottom_edge_type attribute:base_cell/bottom_padding attribute:base_cell/class attribute:base_cell/dont_touch attribute:base_cell/dont_use attribute:base_cell/eeq_cells attribute:base_cell/escaped_name attribute:base_cell/foreign_cells attribute:base_cell/is_always_on attribute:base_cell/is_black_box attribute:base_cell/is_buffer attribute:base_cell/is_combinational attribute:base_cell/is_dont_touch attribute:base_cell/is_fall_edge_triggered attribute:base_cell/is_flop attribute:base_cell/is_integrated_clock_gating attribute:base_cell/is_interface_timing attribute:base_cell/is_inverter attribute:base_cell/is_isolation_cell attribute:base_cell/is_latch attribute:base_cell/is_level_shifter attribute:base_cell/is_macro attribute:base_cell/is_master_slave_flop attribute:base_cell/is_master_slave_lssd_flop attribute:base_cell/is_memory attribute:base_cell/is_negative_level_sensitive attribute:base_cell/is_pad attribute:base_cell/is_physical_defined attribute:base_cell/is_pll attribute:base_cell/is_positive_level_sensitive attribute:base_cell/is_power_on_bottom attribute:base_cell/is_power_switch attribute:base_cell/is_retention_cell attribute:base_cell/is_rise_edge_triggered attribute:base_cell/is_sequential attribute:base_cell/is_timing_defined attribute:base_cell/is_tristate attribute:base_cell/left_edge_type attribute:base_cell/left_padding attribute:base_cell/lib_cells attribute:base_cell/must_join_base_pins attribute:base_cell/name attribute:base_cell/num_base_pins attribute:base_cell/oa_abstract_lib attribute:base_cell/oa_abstract_view attribute:base_cell/oa_layout_lib attribute:base_cell/oa_layout_view attribute:base_cell/obj_type attribute:base_cell/obs_layer_shapes attribute:base_cell/obs_shape_vias attribute:base_cell/pg_base_pins attribute:base_cell/right_edge_type attribute:base_cell/right_padding attribute:base_cell/site attribute:base_cell/symmetry attribute:base_cell/timing_model_type attribute:base_cell/top_edge_type attribute:base_cell/top_padding attribute:module/design attribute:module/dont_touch attribute:module/dont_touch_hports attribute:module/dont_use_cells attribute:module/dont_use_cells_effective attribute:module/hinsts attribute:module/is_ilm attribute:module/name attribute:module/obj_type attribute:module/use_cells attribute:inst/arcs attribute:inst/area attribute:inst/base_cell attribute:inst/base_name attribute:inst/bbox attribute:inst/cts_node_type attribute:inst/dont_merge_multibit attribute:inst/dont_split_multibit attribute:inst/dont_touch attribute:inst/dont_touch_effective attribute:inst/dont_touch_sources attribute:inst/early_cell_check_derate_factor attribute:inst/early_clk_cell_derate_factor attribute:inst/early_data_cell_derate_factor attribute:inst/early_fall_cell_check_derate_factor attribute:inst/early_fall_clk_cell_derate_factor attribute:inst/early_fall_data_cell_derate_factor attribute:inst/early_rise_cell_check_derate_factor attribute:inst/early_rise_clk_cell_derate_factor attribute:inst/early_rise_data_cell_derate_factor attribute:inst/escaped_name attribute:inst/group attribute:inst/is_always_on attribute:inst/is_black_box attribute:inst/is_buffer attribute:inst/is_clock_gating_check attribute:inst/is_combinational attribute:inst/is_disable_timing attribute:inst/is_dont_touch attribute:inst/is_flop attribute:inst/is_integrated_clock_gating attribute:inst/is_interface_timing attribute:inst/is_inverter attribute:inst/is_isolation attribute:inst/is_isolation_cell attribute:inst/is_jtag attribute:inst/is_latch attribute:inst/is_level_shifter attribute:inst/is_macro attribute:inst/is_master_slave_flop attribute:inst/is_master_slave_lssd_flop attribute:inst/is_memory attribute:inst/is_negative_level_sensitive attribute:inst/is_pad attribute:inst/is_physical attribute:inst/is_place_halo attribute:inst/is_positive_level_sensitive attribute:inst/is_power_switch attribute:inst/is_retention attribute:inst/is_sequential attribute:inst/is_spare attribute:inst/is_tristate attribute:inst/late_cell_check_derate_factor attribute:inst/late_clk_cell_derate_factor attribute:inst/late_data_cell_derate_factor attribute:inst/late_fall_cell_check_derate_factor attribute:inst/late_fall_clk_cell_derate_factor attribute:inst/late_fall_data_cell_derate_factor attribute:inst/late_rise_cell_check_derate_factor attribute:inst/late_rise_clk_cell_derate_factor attribute:inst/late_rise_data_cell_derate_factor attribute:inst/leakage_power attribute:inst/level_shifter_type attribute:inst/lib_cells attribute:inst/litho_halo attribute:inst/location attribute:inst/name attribute:inst/obj_type attribute:inst/orient attribute:inst/overlap_rects attribute:inst/parent attribute:inst/partition attribute:inst/pg_pins attribute:inst/pins attribute:inst/place_halo_bbox attribute:inst/place_halo_bottom attribute:inst/place_halo_left attribute:inst/place_halo_right attribute:inst/place_halo_top attribute:inst/place_status attribute:inst/place_status_cts attribute:inst/place_status_effective attribute:inst/power_domain attribute:inst/power_dynamic attribute:inst/power_internal attribute:inst/power_leakage attribute:inst/power_ref_clock attribute:inst/power_switch_type attribute:inst/power_switching attribute:inst/power_toggle_rate attribute:inst/power_total attribute:inst/route_halo_bottom_layer attribute:inst/route_halo_size attribute:inst/route_halo_top_layer attribute:inst/std_cell_main_rail_name attribute:inst/use_cells attribute:root/add_fillers_cells attribute:root/add_fillers_prefix attribute:root/add_fillers_with_drc attribute:root/add_route_vias_auto attribute:root/add_route_vias_ndr_only attribute:root/add_tieoffs_cells attribute:root/add_tieoffs_create_hports attribute:root/add_tieoffs_honor_dont_touch attribute:root/add_tieoffs_honor_dont_use attribute:root/add_tieoffs_max_distance attribute:root/add_tieoffs_max_fanout attribute:root/add_tieoffs_prefix attribute:root/add_tieoffs_report_hports attribute:root/analysis_views attribute... truncated to 10000 characters (use the tcl_return_display_length_limit attribute to control the length before truncation).
[12/15 16:49:03     96s] @tempus 58> # 1. Capture the top 1000 Reg-to-Reg Hold paths
# 1. Capture the top 1000 Reg-to-Reg Hold paths
puts "Capturing paths..."
[12/15 16:51:00    107s] @tempus 59> puts "Capturing paths..."
[12/15 16:51:00    107s] Capturing paths...
[12/15 16:51:00    107s] @tempus 60> set paths [report_timing -early -max_paths 1000 -from [all_registers] -to [all_registers] -collectionset paths [report_timing -early -max_paths 1000 -from [all_registers] -to [all_registers] -collection]
]
[12/15 16:51:00    107s] 0xd47
[12/15 16:51:00    107s] @tempus 61> 

[12/15 16:51:00    107s] @tempus 61> set cppr_count 0
set cppr_count 0
[12/15 16:51:00    107s] 0
[12/15 16:51:00    107s] @tempus 62> set total_cppr_credit 0.0
set total_cppr_credit 0.0
[12/15 16:51:00    107s] 0.0
[12/15 16:51:00    107s] @tempus 63> 

[12/15 16:51:00    107s] @tempus 63> puts "\n--- CPPR REPORT ---"
puts "\n--- CPPR REPORT ---"
[12/15 16:51:00    107s] 
[12/15 16:51:00    107s] --- CPPR REPORT ---
[12/15 16:51:00    107s] @tempus 64> puts "Slack        puts "Slack        | CPPR Credit"
| CPPR Credit"
[12/15 16:51:00    107s] Slack        | CPPR Credit
[12/15 16:51:00    107s] @tempus 65> puts "--------------------------puts "--------------------------"
"
[12/15 16:51:00    107s] --------------------------
[12/15 16:51:00    107s] @tempus 66> 

[12/15 16:51:00    107s] @tempus 66> # 2. Iterate through paths
# 2. Iterate through paths
[12/15 16:51:00    107s] @tempus 67> foreach path $paths {
[12/15 16:51:00    107s] +     set cppr_val 0.0
[12/15 16:51:00    107s] +     
[12/15 16:51:00    107s] +     # Try getting the value using different attribute names (one will work)
[12/15 16:51:00    107s] +     # We use 'catch' so the script doesn't crash if the name is wrong.
[12/15 16:51:00    107s] +     catch { set cppr_val [get_db $path .common_path_pessimism] }
[12/15 16:51:00    107s] +     catch { set cppr_val [get_db $path .cppr] }
[12/15 16:51:00    107s] +     catch { set cppr_val [get_db $path .crpr_adjustment] }
[12/15 16:51:00    107s] +     catch { set cppr_val [get_db $path .clock_reconvergence_pessimism] }
[12/15 16:51:00    107s] + 
[12/15 16:51:00    107s] +     # Get Slack
[12/15 16:51:00    107s] +     set slack_val [get_db $path .slack]
[12/15 16:51:00    107s] + 
[12/15 16:51:00    107s] +     # Check if CPPR exists and is non-zero
[12/15 16:51:00    107s] +     if { $cppr_val != "" && $cppr_val > 0.001 } {
[12/15 16:51:00    107s] +         incr cppr_count
[12/15 16:51:00    107s] +         set total_cppr_credit [expr $total_cppr_credit + $cppr_val]
[12/15 16:51:00    107s] +         
[12/15 16:51:00    107s] +         # Print the first 20 lines so we don't spam the screen
[12/15 16:51:00    107s] +         if {$cppr_count <= 20} {
[12/15 16:51:00    107s] +             puts [format "%-12s | %s ns" $slack_val $cppr_val]
[12/15 16:51:00    107s] +         }
[12/15 16:51:00    107s] +     }
[12/15 16:51:00    107s] + }
foreach path $paths {
    set cppr_val 0.0
    
    # Try getting the value using different attribute names (one will work)
    # We use 'catch' so the script doesn't crash if the name is wrong.
    catch { set cppr_val [get_db $path .common_path_pessimism] }
    catch { set cppr_val [get_db $path .cppr] }
    catch { set cppr_val [get_db $path .crpr_adjustment] }
    catch { set cppr_val [get_db $path .clock_reconvergence_pessimism] }

    # Get Slack
    set slack_val [get_db $path .slack]

    # Check if CPPR exists and is non-zero
    if { $cppr_val != "" && $cppr_val > 0.001 } {
        incr cppr_count
        set total_cppr_credit [expr $total_cppr_credit + $cppr_val]
        
        # Print the first 20 lines so we don't spam the screen
        if {$cppr_count <= 20} {
            puts [format "%-12s | %s ns" $slack_val $cppr_val]
        }
    }
}
[12/15 16:51:00    107s] **ERROR: (IMPDBTCL-247):	'common_path_pessimism' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.
[12/15 16:51:00    107s] **ERROR: (IMPDBTCL-247):	'cppr' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.
[12/15 16:51:00    107s] **ERROR: (IMPDBTCL-247):	'crpr_adjustment' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.
[12/15 16:51:00    107s] **ERROR: (IMPDBTCL-247):	'clock_reconvergence_pessimism' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.
[12/15 16:51:00    107s] @tempus 68> 

[12/15 16:51:00    107s] @tempus 68> puts "--------------------------"
puts "--------------------------"
[12/15 16:51:00    107s] --------------------------
[12/15 16:51:00    107s] @tempus 69> puts "Total Paths with CPPR: $cppr_counputs "Total Paths with CPPR: $cppr_count"
t"
[12/15 16:51:00    107s] Total Paths with CPPR: 0
[12/15 16:51:00    107s] @tempus 70> puts "Total CPPR Credit Sum: $total_cppr_credit ns"puts "Total CPPR Credit Sum: $total_cppr_credit ns"
Total CPPR Credit Sum: 0.0 ns
[12/15 16:51:02    107s] @tempus 71> get_db $path .cppr
**ERROR: (IMPDBTCL-247):	'cppr' is not a recognized object/attribute. Type 'help root:' to get a list of all supported objects and attributes.
[12/15 16:51:29    110s] 
[12/15 16:51:29    110s] @tempus 72> history
    53  set p [lindex $my_paths 0]
[12/15 16:53:03    119s]     54  get_db $p .?
[12/15 16:53:03    119s]     55  report_timing -early \
[12/15 16:53:03    119s] 	    -max_paths 1000 \
[12/15 16:53:03    119s] 	    -from [all_registers] -to [all_registers] \
[12/15 16:53:03    119s] 	    -format {slack common_path_pessimism} \
[12/15 16:53:03    119s] 	    > cppr_report.txt
[12/15 16:53:03    119s]     56  ls_attribute -obj_type timing_path
[12/15 16:53:03    119s]     57  get_db attributes
[12/15 16:53:03    119s]     58  # 1. Capture the top 1000 Reg-to-Reg Hold paths
[12/15 16:53:03    119s]     59  puts "Capturing paths..."
[12/15 16:53:03    119s]     60  set paths [report_timing -early -max_paths 1000 -from [all_registers] -to [all_registers] -collection]
[12/15 16:53:03    119s]     61  set cppr_count 0
[12/15 16:53:03    119s]     62  set total_cppr_credit 0.0
[12/15 16:53:03    119s]     63  puts "\n--- CPPR REPORT ---"
[12/15 16:53:03    119s]     64  puts "Slack        | CPPR Credit"
[12/15 16:53:03    119s]     65  puts "--------------------------"
[12/15 16:53:03    119s]     66  # 2. Iterate through paths
[12/15 16:53:03    119s]     67  foreach path $paths {
[12/15 16:53:03    119s] 	    set cppr_val 0.0
[12/15 16:53:03    119s] 	    
[12/15 16:53:03    119s] 	    # Try getting the value using different attribute names (one will work)
[12/15 16:53:03    119s] 	    # We use 'catch' so the script doesn't crash if the name is wrong.
[12/15 16:53:03    119s] 	    catch { set cppr_val [get_db $path .common_path_pessimism] }
[12/15 16:53:03    119s] 	    catch { set cppr_val [get_db $path .cppr] }
[12/15 16:53:03    119s] 	    catch { set cppr_val [get_db $path .crpr_adjustment] }
[12/15 16:53:03    119s] 	    catch { set cppr_val [get_db $path .clock_reconvergence_pessimism] }
[12/15 16:53:03    119s] 	
[12/15 16:53:03    119s] 	    # Get Slack
[12/15 16:53:03    119s] 	    set slack_val [get_db $path .slack]
[12/15 16:53:03    119s] 	
[12/15 16:53:03    119s] 	    # Check if CPPR exists and is non-zero
[12/15 16:53:03    119s] 	    if { $cppr_val != "" && $cppr_val > 0.001 } {
[12/15 16:53:03    119s] 	        incr cppr_count
[12/15 16:53:03    119s] 	        set total_cppr_credit [expr $total_cppr_credit + $cppr_val]
[12/15 16:53:03    119s] 	        
[12/15 16:53:03    119s] 	        # Print the first 20 lines so we don't spam the screen
[12/15 16:53:03    119s] 	        if {$cppr_count <= 20} {
[12/15 16:53:03    119s] 	            puts [format "%-12s | %s ns" $slack_val $cppr_val]
[12/15 16:53:03    119s] 	        }
[12/15 16:53:03    119s] 	    }
[12/15 16:53:03    119s] 	}
[12/15 16:53:03    119s]     68  puts "--------------------------"
[12/15 16:53:03    119s]     69  puts "Total Paths with CPPR: $cppr_count"
[12/15 16:53:03    119s]     70  puts "Total CPPR Credit Sum: $total_cppr_credit ns"
[12/15 16:53:03    119s]     71  get_db $path .cppr
[12/15 16:53:03    119s]     72  history
[12/15 16:53:03    119s] @tempus 73> set_db *timing*

[12/15 16:54:11    125s] Usage: set_db [-help] <start> [<chain>] <value> [-dbu] [-index <index_list>] [-quiet] [-verbose]
[12/15 16:54:11    125s] 
[12/15 16:54:11    125s] **ERROR: (IMPTCM-46):	Argument "value" is required for command "set_db", either this option is not specified or an option prior to it is not specified correctly.
[12/15 16:54:11    125s] 
[12/15 16:54:11    125s] @tempus 74> get_db *timing*
**WARN: (GLOBAL-100):	Global 'timing_aocv_slack_threshold' has become obsolete. It will be removed in the next release.
[12/15 16:54:16    125s] **WARN: (IMPUDM-33):	Global variable "timing_disable_parallel_arcs" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/15 16:54:16    125s] **WARN: (IMPUDM-33):	Global variable "timing_enable_path_exception_to_pin_compatibility" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/15 16:54:16    125s] **WARN: (GLOBAL-100):	Global 'timing_enable_path_exception_to_pin_compatibility' has become obsolete. It will be removed in the next release.
[12/15 16:54:16    125s] **WARN: (GLOBAL-100):	Global 'timing_library_support_multi_seq_elem' has become obsolete. It will be removed in the next release.
[12/15 16:54:16    125s] **WARN: (IMPUDM-33):	Global variable "timing_socv_analysis_nsigma_multiplier" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/15 16:54:16    125s] Object: root:/
[12/15 16:54:16    125s]   eco_update_timing:     true
[12/15 16:54:16    125s]   init_timing_enabled:   true
[12/15 16:54:16    125s]   metric_capture_timing_paths:  10
[12/15 16:54:16    125s]   route_design_with_timing_driven:  false
[12/15 16:54:16    125s]   si_skip_timing_window:  {}
[12/15 16:54:16    125s]   si_unconstrained_net_use_infinite_timing_window:  true
[12/15 16:54:16    125s]   si_use_infinite_timing_window:  false
[12/15 16:54:16    125s]   timing_all_registers_include_icg_cells:  true
[12/15 16:54:16    125s]   timing_allow_input_delay_on_clock_source:  false
[12/15 16:54:16    125s]   timing_analysis_aocv:  false
[12/15 16:54:16    125s]   timing_analysis_async_checks:  async
[12/15 16:54:16    125s]   timing_analysis_check_type:  setup
[12/15 16:54:16    125s]   timing_analysis_clock_gating:  true
[12/15 16:54:16    125s]   timing_analysis_clock_propagation_mode:  sdc_control
[12/15 16:54:16    125s]   timing_analysis_clock_source_paths:  true
[12/15 16:54:16    125s]   timing_analysis_cppr:  both
[12/15 16:54:16    125s]   timing_analysis_engine:  static
[12/15 16:54:16    125s]   timing_analysis_self_loops_paths_no_skew:  false
[12/15 16:54:16    125s]   timing_analysis_socv:  false
[12/15 16:54:16    125s]   timing_analysis_type:  ocv
[12/15 16:54:16    125s]   timing_aocv_analysis_mode:  launch_capture
[12/15 16:54:16    125s]   timing_aocv_chip_size:  1e+30
[12/15 16:54:16    125s]   timing_aocv_core_size:  1e+30
[12/15 16:54:16    125s]   timing_aocv_derate_mode:  aocv_multiplicative
[12/15 16:54:16    125s]   timing_aocv_slack_threshold:  0.0
[12/15 16:54:16    125s]   timing_aocv_stage_count_update_on_timing_reset:  false
[12/15 16:54:16    125s]   timing_apply_check_derate_to_external_output_delay:  false
[12/15 16:54:16    125s]   timing_apply_default_primary_input_assertion:  true
[12/15 16:54:16    125s]   timing_apply_exceptions_to_data_check_related_pin:  false
[12/15 16:54:16    125s]   timing_build_all_hierarchical_pins:  false
[12/15 16:54:16    125s]   timing_cap_unit:       {}
[12/15 16:54:16    125s]   timing_case_analysis_for_icg_propagation:  false
[12/15 16:54:16    125s]   timing_case_analysis_for_sequential_propagation:  false
[12/15 16:54:16    125s]   timing_case_analysis_propagation:  true
[12/15 16:54:16    125s]   timing_clock_phase_propagation:  both
[12/15 16:54:16    125s]   timing_clock_sense_incremental_mode:  true
[12/15 16:54:16    125s]   timing_clock_source_paths_unconstrained_mark_clock_used_as_data:  true
[12/15 16:54:16    125s]   timing_clock_source_use_driving_cell:  true
[12/15 16:54:16    125s]   timing_clock_uncertainty_from_to_precedence:  false
[12/15 16:54:16    125s]   timing_collection_result_display_limit:  100
[12/15 16:54:16    125s]   timing_collection_variable_assignment_compatibility:  true
[12/15 16:54:16    125s]   timing_conditions:     timing_condition:default_mapping_tc_2 timing_condition:default_mapping_tc_1
[12/15 16:54:16    125s]   timing_constraint_disable_min_max_input_delay_worst_casing:  false
[12/15 16:54:16    125s]   timing_constraint_enable_development_mode:  false
[12/15 16:54:16    125s]   timing_constraint_enable_logging:  false
[12/15 16:54:16    125s]   timing_constraint_enable_report_invalid_begin_end_points:  false
[12/15 16:54:16    125s]   timing_constraint_enable_search_path:  false
[12/15 16:54:16    125s]   timing_constraint_load_minimal_set_for_automated_eco:  false
[12/15 16:54:16    125s]   timing_constraints_warning_on_partial_search_match:  true
[12/15 16:54:16    125s]   timing_continue_on_error:  false
[12/15 16:54:16    125s]   timing_cppr_opposite_edge_mean_scale_factor:  1.0
[12/15 16:54:16    125s]   timing_cppr_opposite_edge_sigma_scale_factor:  1.0
[12/15 16:54:16    125s]   timing_cppr_propagate_thru_latches:  false
[12/15 16:54:16    125s]   timing_cppr_remove_clock_to_data_pessimism:  false
[12/15 16:54:16    125s]   timing_cppr_self_loop_mode:  true
[12/15 16:54:16    125s]   timing_cppr_skip_clock_reconvergence:  false
[12/15 16:54:16    125s]   timing_cppr_skip_clock_reconvergence_for_unmatched_clocks:  false
[12/15 16:54:16    125s]   timing_cppr_threshold_ps:  20.0
[12/15 16:54:16    125s]   timing_cppr_transition_sense:  normal
[12/15 16:54:16    125s]   timing_create_clock_default_propagated:  false
[12/15 16:54:16    125s]   timing_default_opcond_per_lib:  true
[12/15 16:54:16    125s]   timing_defer_mmmc_obj_updates:  false
[12/15 16:54:16    125s]   timing_derate_aocv_dynamic_delays:  true
[12/15 16:54:16    125s]   timing_derate_aocv_reference_point:  1
[12/15 16:54:16    125s]   timing_derate_dynamic_compatibility:  true
[12/15 16:54:16    125s]   timing_derate_ocv_reference_point:  1
[12/15 16:54:16    125s]   timing_derate_spatial_distance_unit:  default
[12/15 16:54:16    125s]   timing_disable_backward_compatible_max_delay_mode:  false
[12/15 16:54:16    125s]   timing_disable_bus_contention_check:  false
[12/15 16:54:16    125s]   timing_disable_clock_period_checks:  false
[12/15 16:54:16    125s]   timing_disable_constant_propagation_for_sequential_cells:  false
[12/15 16:54:16    125s]   timing_disable_drv_report_on_constant_nets:  false
[12/15 16:54:16    125s]   timing_disable_floating_bus_check:  false
[12/15 16:54:16    125s]   timing_disable_genclk_combinational_blocking:  false
[12/15 16:54:16    125s]   timing_disable_inferred_clock_gating_checks:  false
[12/15 16:54:16    125s]   timing_disable_inout_output_side_timing_checks:  false
[12/15 16:54:16    125s]   timing_disable_internal_inout_cell_paths:  true
[12/15 16:54:16    125s]   timing_disable_internal_inout_net_arcs:  true
[12/15 16:54:16    125s]   timing_disable_lib_pulse_width_checks:  false
[12/15 16:54:16    125s]   timing_disable_library_data_to_data_checks:  false
[12/15 16:54:16    125s]   timing_disable_library_tieoffs:  false
[12/15 16:54:16    125s]   timing_disable_netlist_constants:  false
[12/15 16:54:16    125s]   timing_disable_nochange_checks:  false
[12/15 16:54:16    125s]   timing_disable_non_sequential_checks:  false
[12/15 16:54:16    125s]   timing_disable_output_as_clock_port:  false
[12/15 16:54:16    125s]   timing_disable_parallel_arcs:  true
[12/15 16:54:16    125s]   timing_disable_report_header_info:  false
[12/15 16:54:16    125s]   timing_disable_retime_clock_path_slew_propagation:  true
[12/15 16:54:16    125s]   timing_disable_sdf_retain_arc_merging:  false
[12/15 16:54:16    125s]   timing_disable_skew_checks:  false
[12/15 16:54:16    125s]   timing_disable_test_signal_arc:  false
[12/15 16:54:16    125s]   timing_disable_timing_model_latch_inferencing:  true
[12/15 16:54:16    125s]   timing_disable_tristate_disable_arcs:  false
[12/15 16:54:16    125s]   timing_disable_user_data_to_data_checks:  false
[12/15 16:54:16    125s]   timing_driving_cell_override_library:  false
[12/15 16:54:16    125s]   timing_dynamic_loop_breaking:  false
[12/15 16:54:16    125s]   timing_enable_aocv_slack_based:  false
[12/15 16:54:16    125s]   timing_enable_backward_compatible_path_adjust_mode:  false
[12/15 16:54:16    125s]   timing_enable_backward_compatible_tw_mode:  true
[12/15 16:54:16    125s]   timing_enable_case_analysis_conflict_warning:  true
[12/15 16:54:16    125s]   timing_enable_clock2clock_clock_gating_check:  false
[12/15 16:54:16    125s]   timing_enable_clock_phase_based_rise_fall_derating:  false
[12/15 16:54:16    125s]   timing_enable_data_through_clock_gating:  true
[12/15 16:54:16    125s]   timing_enable_derating_for_pulse_width_checks:  false
[12/15 16:54:16    125s]   timing_enable_early_late_data_slews_for_setuphold_mode_checks:  false
[12/15 16:54:16    125s]   timing_enable_genclk_divide_by_inherit_parent_duty_cycle:  false
[12/15 16:54:16    125s]   timing_enable_genclk_source_path_register_limit:  false
[12/15 16:54:16    125s]   timing_enable_generated_clock_edge_based_source_latency:  true
[12/15 16:54:16    125s]   timing_enable_get_obj_escaped_name_backward_compatible:  false
[12/15 16:54:16    125s]   timing_enable_hierarchical_get_nets_support:  false
[12/15 16:54:16    125s]   timing_enable_latency_through_clock_gating:  true
[12/15 16:54:16    125s]   timing_enable_minimal_constraints_loading_for_TSO:  false
[12/15 16:54:16    125s]   timing_enable_minmax_delay_segmentation:  true
[12/15 16:54:16    125s]   timing_enable_mmmc_loop_breaking:  true
[12/15 16:54:16    125s]   timing_enable_multi_drive_net_reduction_with_assertions:  none
[12/15 16:54:16    125s]   timing_enable_multi_frequency_latch_analysis:  false
[12/15 16:54:16    125s]   timing_enable_multi_threaded_reporting:  true
[12/15 16:54:16    125s]   timing_enable_multicycle_data_check_compatibility:  false
[12/15 16:54:16    125s]   timing_enable_path_delay_to_unconstrained_endpoints_compatibility:  false
[12/15 16:54:16    125s]   timing_enable_path_exception_to_pin_compatibility:  false
[12/15 16:54:16    125s]   timing_enable_pessimistic_cppr_for_reconvergent_clock_paths:  false
[12/15 16:54:16    125s]   timing_enable_power_ground_constants:  false
[12/15 16:54:16    125s]   timing_enable_preset_clear_arcs:  false
[12/15 16:54:16    125s]   timing_enable_pulse_latch:  true
[12/15 16:54:16    125s]   timing_enable_report_cppr_clock_style_check_compatibility:  false
[12/15 16:54:16    125s]   timing_enable_separate_device_slew_effect_sensitivities:  false
[12/15 16:54:16    125s]   timing_enable_si_cppr:  true
[12/15 16:54:16    125s]   timing_enable_simultaneous_setup_hold_mode:  true
[12/15 16:54:16    125s]   timing_enable_ssta_clock_only:  false
[12/15 16:54:16    125s]   timing_enable_timing_window_pessimism_removal:  false
[12/15 16:54:16    125s]   timing_enable_tristate_clock_gating:  false
[12/15 16:54:16    125s]   timing_enable_uncertainty_for_clock_checks:  false
[12/15 16:54:16    125s]   timing_enable_uncertainty_for_pulse_width_checks:  false
[12/15 16:54:16    125s]   timing_extract_model_aocv_mode:  none
[12/15 16:54:16    125s]   timing_extract_model_case_analysis_in_library:  true
[12/15 16:54:16    125s]   timing_extract_model_check_arcs_as_lvf:  true
[12/15 16:54:16    125s]   timing_extract_model_consider_design_level_drv:  true
[12/15 16:54:16    125s]   timing_extract_model_disable_cycle_adjustment:  false
[12/15 16:54:16    125s]   timing_extract_model_disable_retime_clock_path_slew_propagation:  false
[12/15 16:54:16    125s]   timing_extract_model_enable_slew_stabilization:  true
[12/15 16:54:16    125s]   timing_extract_model_enable_worst_slew_propagation:  false
[12/15 16:54:16    125s]   timing_extract_model_exhaustive_validation_dir:  {}
[12/15 16:54:16    125s]   timing_extract_model_exhaustive_validation_mode:  false
[12/15 16:54:16    125s]   timing_extract_model_gating_as_nochange_arc:  true
[12/15 16:54:16    125s]   timing_extract_model_ideal_clock_latency_arc:  false
[12/15 16:54:16    125s]   timing_extract_model_include_applied_load_in_characterization_range:  false
[12/15 16:54:16    125s]   timing_extract_model_include_applied_slew_in_characterization_range:  false
[12/15 16:54:16    125s]   timing_extract_model_max_feedthrough_characterization_load:  0.0
[12/15 16:54:16    125s]   timing_extract_model_preserve_clock_name_as_internal_pin:  true
[12/15 16:54:16    125s]   timing_extract_model_slew_propagation_mode:  worst_slew
[12/15 16:54:16    125s]   timing_extract_model_use_characterized_generated_clock_latency:  false
[12/15 16:54:16    125s]   timing_extract_model_write_clock_checks_as_arc:  false
[12/15 16:54:16    125s]   timing_extract_model_write_clock_checks_as_scalar_tables:  false
[12/15 16:54:16    125s]   timing_extract_model_write_lvf:  false
[12/15 16:54:16    125s]   timing_extract_model_write_multiple_master_gen_clock_assertion:  false
[12/15 16:54:16    125s]   timing_generate_normalized_driver_waveform:  true
[12/15 16:54:16    125s]   timing_generated_clocks_allow_nested_assertions:  false
[12/15 16:54:16    125s]   timing_generated_clocks_inherit_ideal_latency:  false
[12/15 16:54:16    125s]   timing_get_of_objects_hier_compatibility:  false
[12/15 16:54:16    125s]   timing_hier_obj_name_compatibility:  true
[12/15 16:54:16    125s]   timing_ignore_lumped_rc_assertions:  false
[12/15 16:54:16    125s]   timing_inter_power_domain_derate_flow_use_path_segment_delay_difference:  false
[12/15 16:54:16    125s]   timing_io_use_clock_network_latency:  ideal
[12/15 16:54:16    125s]   timing_library_build_async_deassert_arc:  true
[12/15 16:54:16    125s]   timing_library_ccs_receiver_weight_factor:  1.0
[12/15 16:54:16    125s]   timing_library_convert_async_setuphold_to_recrem:  1
[12/15 16:54:16    125s]   timing_library_create_statetable_multi_sequential_cells:  true
[12/15 16:54:16    125s]   timing_library_enable_advanced_capacitance_support:  true
[12/15 16:54:16    125s]   timing_library_enable_mismatched_arcs:  1
[12/15 16:54:16    125s]   timing_library_enable_multi_sequential_lib_cell:  false
[12/15 16:54:16    125s]   timing_library_generated_clock_use_group_name:  false
[12/15 16:54:16    125s]   timing_library_hold_sigma_multiplier:  0.0
[12/15 16:54:16    125s]   timing_library_infer_async_pins_from_timing_arcs:  false
[12/15 16:54:16    125s]   timing_library_infer_cap_range_from_ccs_receiver_model:  false
[12/15 16:54:16    125s]   timing_library_infer_cap_range_from_ecsm_receiver_model:  false
[12/15 16:54:16    125s]   timing_library_interpolate_drv_values:  false
[12/15 16:54:16    125s]   timing_library_merge_worst_case_min_pulse_width_arcs:  true
[12/15 16:54:16    125s]   timing_library_pg_pins:  all
[12/15 16:54:16    125s]   timing_library_read_ccs_noise_data:  true
[12/15 16:54:16    125s]   timing_library_read_ccs_power_data:  false
[12/15 16:54:16    125s]   timing_library_read_without_ecsm:  false
[12/15 16:54:16    125s]   timing_library_read_without_power:  true
[12/15 16:54:16    125s]   timing_library_read_without_sensitivity:  false
[12/15 16:54:16    125s]   timing_library_scale_aocv_to_socv_to_n_sigma:  3.0
[12/15 16:54:16    125s]   timing_library_setup_sigma_multiplier:  0.0
[12/15 16:54:16    125s]   timing_library_sort_non_monotonic_ccs_index:  true
[12/15 16:54:16    125s]   timing_library_support_multi_sequential_cells:  true
[12/15 16:54:16    125s]   timing_library_term_voltage_from_lib_pin:  1
[12/15 16:54:16    125s]   timing_library_zero_negative_timing_check_arcs:  false
[12/15 16:54:16    125s]   timing_multi_frequency_clock_rounding_factor:  1e-05
[12/15 16:54:16    125s]   timing_normalized_driver_waveform_clip_linear_part:  false
[12/15 16:54:16    125s]   timing_normalized_driver_waveform_weight_factor:  0.5
[12/15 16:54:16    125s]   timing_nsigma_multiplier:  3.0
[12/15 16:54:16    125s]   timing_null_collection_return_compatibility:  false
[12/15 16:54:16    125s]   timing_path_based_enable_exhaustive_depth_bounded_by_gba:  true
[12/15 16:54:16    125s]   timing_path_based_enable_report_launch_clock_path:  true
[12/15 16:54:16    125s]   timing_path_based_enable_verbose_mode:  1
[12/15 16:54:16    125s]   timing_path_based_exhaustive_enable_design_coverage:  false
[12/15 16:54:16    125s]   timing_path_based_exhaustive_max_paths_limit:  20000000
[12/15 16:54:16    125s]   timing_path_based_retimed_paths_limit:  0
[12/15 16:54:16    125s]   timing_pba_exhaustive_path_nworst_limit:  10000
[12/15 16:54:16    125s]   timing_prefix_module_name_with_library_generated_clock:  true
[12/15 16:54:16    125s]   timing_propagate_latch_data_uncertainty:  false
[12/15 16:54:16    125s]   timing_recompute_sdf_in_setuphold_mode:  false
[12/15 16:54:16    125s]   timing_reduce_multi_drive_net_arcs:  true
[12/15 16:54:16    125s]   timing_reduce_multi_drive_net_arcs_threshold:  10000
[12/15 16:54:16    125s]   timing_report_backward_compatible_max_paths_reporting:  false
[12/15 16:54:16    125s]   timing_report_clock_pin_as_begin_point:  false
[12/15 16:54:16    125s]   timing_report_constraint_enable_extended_drv_format:  false
[12/15 16:54:16    125s]   timing_report_default_formatting:  stage_delay
[12/15 16:54:16    125s]   timing_report_enable_capacitance_computation_for_special_nets:  false
[12/15 16:54:16    125s]   timing_report_enable_cppr_point:  true
[12/15 16:54:16    125s]   timing_report_enable_efficient_unconstrained_path_processing:  false
[12/15 16:54:16    125s]   timing_report_enable_flag_field_symbols:  false
[12/15 16:54:16    125s]   timing_report_enable_markers:  true
[12/15 16:54:16    125s]   timing_report_enable_max_capacitance_drv_for_constant_nets:  false
[12/15 16:54:16    125s]   timing_report_enable_max_path_limit_warning:  false
[12/15 16:54:16    125s]   timing_report_enable_si_debug:  false
[12/15 16:54:16    125s]   timing_report_enable_unique_pins_multiple_capture_clock_paths:  false
[12/15 16:54:16    125s]   timing_report_enable_verbose_ssta_mode:  false
[12/15 16:54:16    125s]   timing_report_fields:  {timing_point flags arc edge cell fanout transition delay arrival}
[12/15 16:54:16    125s]   timing_report_generated_clock_info:  true
[12/15 16:54:16    125s]   timing_report_group_based_mode:  false
[12/15 16:54:16    125s]   timing_report_max_transition_check_using_nsigma_slew:  false
[12/15 16:54:16    125s]   timing_report_precision:  3
[12/15 16:54:16    125s]   timing_report_redirect_message_types:  none
[12/15 16:54:16    125s]   timing_report_retime_formatting_mode:  retime_replace
[12/15 16:54:16    125s]   timing_report_skip_constraint_loop_check:  false
[12/15 16:54:16    125s]   timing_report_split_other_end_arrival:  false
[12/15 16:54:16    125s]   timing_report_timing_header_detail_info:  default
[12/15 16:54:16    125s]   timing_report_unconstrained_path_early_late_header:  false
[12/15 16:54:16    125s]   timing_report_unconstrained_paths:  false
[12/15 16:54:16    125s]   timing_report_use_worst_parallel_cell_arc:  false
[12/15 16:54:16    125s]   timing_resolve_driver_conflicts:  aggressive
[12/15 16:54:16    125s]   timing_scaling_for_negative_checks:  default
[12/15 16:54:16    125s]   timing_scaling_for_negative_delays:  default
[12/15 16:54:16    125s]   timing_sdf_adjust_negative_setuphold:  false
[12/15 16:54:16    125s]   timing_sdf_enable_setuphold_scond_ccond:  false
[12/15 16:54:16    125s]   timing_self_loop_paths_no_skew_max_depth:  10
[12/15 16:54:16    125s]   timing_self_loop_paths_no_skew_max_slack:  0.0
[12/15 16:54:16    125s]   timing_set_clock_source_to_output_as_data:  false
[12/15 16:54:16    125s]   timing_socv_analysis_nsigma_multiplier:  3.0
[12/15 16:54:16    125s]   timing_socv_rc_variation_mode:  true
[12/15 16:54:16    125s]   timing_socv_statistical_min_max_mode:  mean_and_three_sigma_bounded
[12/15 16:54:16    125s]   timing_ssta_report_endpoint_description:  false
[12/15 16:54:16    125s]   timing_suppress_escape_characters:  true
[12/15 16:54:16    125s]   timing_suppress_ilm_constraint_mismatches:  false
[12/15 16:54:16    125s]   timing_time_unit:      none
[12/15 16:54:16    125s]   timing_use_clock_pin_attribute_for_clock_net_marking:  false
[12/15 16:54:16    125s]   timing_use_latch_early_launch_edge:  true
[12/15 16:54:16    125s]   timing_use_latch_time_borrow:  true
[12/15 16:54:16    125s]   timing_write_sdf_no_escape_backslash:  false
[12/15 16:54:16    125s]   ui_precision_timing:   3
[12/15 16:54:16    125s] 
[12/15 16:54:16    125s] @tempus 75> set_db *timing_cppr*

[12/15 16:55:31    131s] 
[12/15 16:55:31    131s] Usage: set_db [-help] <start> [<chain>] <value> [-dbu] [-index <index_list>] [-quiet] [-verbose]
[12/15 16:55:31    131s] 
[12/15 16:55:31    131s] **ERROR: (IMPTCM-46):	Argument "value" is required for command "set_db", either this option is not specified or an option prior to it is not specified correctly.
[12/15 16:55:31    131s] 
[12/15 16:55:31    131s] @tempus 76> get_db *timing_cppr*
Object: root:/
[12/15 16:55:36    132s]   timing_cppr_opposite_edge_mean_scale_factor:  1.0
[12/15 16:55:36    132s]   timing_cppr_opposite_edge_sigma_scale_factor:  1.0
[12/15 16:55:36    132s]   timing_cppr_propagate_thru_latches:  false
[12/15 16:55:36    132s]   timing_cppr_remove_clock_to_data_pessimism:  false
[12/15 16:55:36    132s]   timing_cppr_self_loop_mode:  true
[12/15 16:55:36    132s]   timing_cppr_skip_clock_reconvergence:  false
[12/15 16:55:36    132s]   timing_cppr_skip_clock_reconvergence_for_unmatched_clocks:  false
[12/15 16:55:36    132s]   timing_cppr_threshold_ps:  20.0
[12/15 16:55:36    132s]   timing_cppr_transition_sense:  normal
[12/15 16:55:36    132s] 
[12/15 16:55:36    132s] @tempus 77> set_timing_derate falldata early 0.90 
[16C
[12/15 17:08:47    211s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'falldata'
[12/15 17:08:47    211s] **ERROR: (TCLCMD-917):	Cannot find 'cells, lib_cells, or nets' that match 'falldata'
[12/15 17:08:47    211s] @tempus 78> set_timing_derate fall \data early 0.50 
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'fall'
[12/15 17:09:05    213s] **ERROR: (TCLCMD-917):	Cannot find 'cells, lib_cells, or nets' that match 'fall'
[12/15 17:09:05    213s] @tempus 79> input_switching [get_lib_cells NOR2X1]input_switching [get_lib_cells NOR2X1]
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'NOR2X1'
[12/15 17:09:07    213s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'NOR2X1'
[12/15 17:09:07    213s] invalid command name "input_switching"
[12/15 17:09:07    213s] @tempus 80> get_db *timing_cppr*

[12/15 17:10:12    218s] Object: root:/
[12/15 17:10:12    218s]   timing_cppr_opposite_edge_mean_scale_factor:  1.0
[12/15 17:10:12    218s]   timing_cppr_opposite_edge_sigma_scale_factor:  1.0
[12/15 17:10:12    218s]   timing_cppr_propagate_thru_latches:  false
[12/15 17:10:12    218s]   timing_cppr_remove_clock_to_data_pessimism:  false
[12/15 17:10:12    218s]   timing_cppr_self_loop_mode:  true
[12/15 17:10:12    218s]   timing_cppr_skip_clock_reconvergence:  false
[12/15 17:10:12    218s]   timing_cppr_skip_clock_reconvergence_for_unmatched_clocks:  false
[12/15 17:10:12    218s]   timing_cppr_threshold_ps:  20.0
[12/15 17:10:12    218s]   timing_cppr_transition_sense:  normal
[12/15 17:10:12    218s] 
[12/15 17:10:12    218s] @tempus 81> set_timing_derate falldata early 0.90 -input_switching [get_lib_cells NOR2X1]
[1C
[12/15 17:10:44    221s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'NOR2X1'
[12/15 17:10:44    221s] **ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'NOR2X1'
[12/15 17:10:44    221s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'falldata'
[12/15 17:10:44    221s] **ERROR: (TCLCMD-917):	Cannot find 'cells, lib_cells, or nets' that match 'falldata'
[12/15 17:10:44    221s] @tempus 82> set pin "TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D/ZN"
TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D/ZN
[12/15 17:12:23    229s] @tempus 83> set path [report_timing -through $pin -retime path_slew_propagation -collection]set path [report_timing -through $pin -retime path_slew_propagation -collection]

[12/15 17:12:23    229s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D/ZN'
[12/15 17:12:23    229s] @tempus 84> set tps [get_property $path timing_points]set tps [get_property $path timing_points]
@tempus 85> report_timing

[12/15 17:12:45    231s] ###############################################################
[12/15 17:12:45    231s] #  Generated by:      Cadence Tempus 17.21-s086_1
[12/15 17:12:45    231s] #  OS:                Linux x86_64(Host ID ra01)
[12/15 17:12:45    231s] #  Generated on:      Mon Dec 15 17:12:45 2025
[12/15 17:12:45    231s] #  Design:            dtmf_recvr_core
[12/15 17:12:45    231s] #  Command:           report_timing
[12/15 17:12:45    231s] ###############################################################
[12/15 17:12:45    231s] Path 1: VIOLATED (-2.175 ns) Setup Check with Pin RAM_256x16_TEST_INST/RAM_256x16_INST/CLK->D[15]
[12/15 17:12:45    231s]               Group: m_dsram_clk
[12/15 17:12:45    231s]          Startpoint: (F) tdsp_sel
[12/15 17:12:45    231s]               Clock:
[12/15 17:12:45    231s]            Endpoint: (R) RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]
[12/15 17:12:45    231s]               Clock: (R) m_dsram_clk
[12/15 17:12:45    231s] 
[12/15 17:12:45    231s]                        Capture       Launch
[12/15 17:12:45    231s]          Clock Edge:+    4.000        0.000
[12/15 17:12:45    231s]         Src Latency:+    0.000        0.000
[12/15 17:12:45    231s]         Net Latency:+    0.000 (P)    0.000 (I)
[12/15 17:12:45    231s]             Arrival:=    4.000        0.000
[12/15 17:12:45    231s] 
[12/15 17:12:45    231s]               Setup:-    0.309
[12/15 17:12:45    231s]         Cppr Adjust:+    0.000
[12/15 17:12:45    231s]       Required Time:=    3.691
[12/15 17:12:45    231s]        Launch Clock:=    0.000
[12/15 17:12:45    231s]           Data Path:+    5.867
[12/15 17:12:45    231s]               Slack:=   -2.175
[12/15 17:12:45    231s] 
[12/15 17:12:45    231s] #-----------------------------------------------------------------------------------------------------------------
[12/15 17:12:45    231s] # Timing Point                                Flags  Arc       Edge  Cell           Fanout  Trans   Delay  Arrival  
[12/15 17:12:45    231s] #                                                                                            (ns)    (ns)     (ns)  
[12/15 17:12:45    231s] #-----------------------------------------------------------------------------------------------------------------
[12/15 17:12:45    231s]   tdsp_sel                                    -      tdsp_sel  F     (arrival)           1  0.004   0.004    0.004  
[12/15 17:12:45    231s]   TDSP_CORE_MUX_INST/g506/Y                   -      A->Y      R     INVX2MTR           12  0.007   0.671    0.675  
[12/15 17:12:45    231s]   TDSP_CORE_MUX_INST/g505/Y                   -      A->Y      F     INVX2MTR           27  1.278   1.077    1.752  
[12/15 17:12:45    231s]   TDSP_CORE_MUX_INST/g516/Y                   -      A->Y      R     INVX2MTR           15  1.172   1.234    2.986  
[12/15 17:12:45    231s]   TDSP_CORE_MUX_INST/g497/Y                   -      A1->Y     R     AO22X2MTR          11  1.415   1.089    4.076  
[12/15 17:12:45    231s]   DATA_SAMPLE_MUX_INST/g279/Y                 -      A1N->Y    R     OAI2B1X2MTR         2  1.495   1.547    5.623  
[12/15 17:12:45    231s]   RAM_256x16_TEST_INST/FE_RC_76_0/Y           -      A->Y      R     CLKBUFX16MTR        1  1.311   0.244    5.867  
[12/15 17:12:45    231s]   RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]  -      D[15]     R     sram_sp_metro       1  0.150   0.004    5.867  
[12/15 17:12:45    231s] #-----------------------------------------------------------------------------------------------------------------
[12/15 17:12:45    231s] 
[12/15 17:12:45    231s] @tempus 86> #RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]
[42C
[12/15 17:13:11    234s] @tempus 87> set pin "RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]"
RAM_256x16_TEST_INST/RAM_256x16_INST/D[15]
[12/15 17:13:24    235s] @tempus 88> set path [report_timing -through $pin -retime path_slew_propagation -collection]
INFO: Path Based Analysis (PBA) performed on total '1' paths
[12/15 17:13:30    235s] 0xea0
[12/15 17:13:30    235s] @tempus 89> set tps [get_property $path timing_points]
0xea2
[12/15 17:13:37    236s] @tempus 90> foreach_in_collection point $tps {
     set x [get_property $point si_object]
     
     # Let's add debug prints to see what is happening
     if {$x != ""} {
          set vic_name [get_property $x hierarchical_name]
          puts "------------------------------------------------"
          puts "Victim Net: $vic_name"
          
          set num_agg [get_property $x num_attackers]
          puts "Number of attackers: $num_agg"
          
          set aggs [get_property $x attackers]
          foreach_in_collection current_agg $aggs {
               set active [get_property $current_agg is_active]
               set state [get_property $current_agg state]
               set agg_name [get_property $current_agg hierarchical_name]
               puts "  -> Aggressor: $agg_name | Active: $active | Status: $state"
          }
     } else {
          # This else block helps you confirm if points are being skipped
          # puts "No SI Object found for this timing point." 
     }
}
**WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] **WARN: (TCLCMD-742):	Property 'si_object' is not supported for Timing Point. Command get_property ignored
[12/15 17:13:46    237s] @tempus 91> pwd
/home/shadab/shadab/tempus_labs_CUI/time_analysis/work
[12/15 17:14:54    242s] @tempus 92> exit

[12/15 17:59:16    448s] *** Memory Usage v#1 (Current mem = 905.871M, initial mem = 228.910M) ***
[12/15 17:59:16    448s] 
[12/15 17:59:16    448s] *** Summary of all messages that are not suppressed in this session:
[12/15 17:59:16    448s] Severity  ID               Count  Summary                                  
[12/15 17:59:16    448s] WARNING   IMPMSMV-1810      8660  Net %s, driver %s voltage %g does not ma...
[12/15 17:59:16    448s] ERROR     IMPDBTCL-247         8  '%s' is not a recognized object/attribut...
[12/15 17:59:16    448s] ERROR     IMPDBTCL-248       389  '%s' is not a recognized object/attribut...
[12/15 17:59:16    448s] WARNING   UI-290               2  Analysis type switched to %s, set_timing...
[12/15 17:59:16    448s] WARNING   IMPESI-3086         30  The cell '%s' does not have characterize...
[12/15 17:59:16    448s] WARNING   IMPESI-3311      23348  Pin %s of Cell %s for timing library %s ...
[12/15 17:59:16    448s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[12/15 17:59:16    448s] ERROR     IMPTCM-32            1  Wrong number of arguments specified for ...
[12/15 17:59:16    448s] ERROR     IMPTCM-46            3  Argument "%s" is required for command "%...
[12/15 17:59:16    448s] WARNING   IMPUDM-33            6  Global variable "%s" is obsolete and wil...
[12/15 17:59:16    448s] WARNING   SPEF-1124            2  Invalid capacitor node (%s) found in D_N...
[12/15 17:59:16    448s] WARNING   SPEF-1132            1  An invalid or ignored D_NET reference (%...
[12/15 17:59:16    448s] ERROR     TA-1014              4  Detected a missing clock arrival for one...
[12/15 17:59:16    448s] WARNING   GLOBAL-100           6  Global '%s' has become obsolete. It will...
[12/15 17:59:16    448s] WARNING   TCLCMD-513           6  The software could not find a matching o...
[12/15 17:59:16    448s] WARNING   TCLCMD-742          14  Property '%s' is not supported for %s. C...
[12/15 17:59:16    448s] ERROR     TCLCMD-917           5  Cannot find '%s' that match '%s'         
[12/15 17:59:16    448s] WARNING   TCLCMD-958           7  Previously defined source objects for cl...
[12/15 17:59:16    448s] ERROR     TCLCMD-981           2  Unsupported extra argument '%s' in comma...
[12/15 17:59:16    448s] WARNING   TCLCMD-1131          1  '%s'                                     
[12/15 17:59:16    448s] WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
[12/15 17:59:16    448s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/15 17:59:16    448s] *** Message Summary: 32123 warning(s), 413 error(s)
[12/15 17:59:16    448s] 
[12/15 17:59:16    448s] --- Ending "Tempus Timing Signoff Solution" (totcpu=0:07:28, real=1:32:30, mem=905.9M) ---
