DRV_SPI_MODE_SLAVE,VAR_0
PLIB_SPI_BaudRateSet,FUNC_0
PLIB_SPI_BufferClear,FUNC_1
PLIB_SPI_ClockPolaritySelect,FUNC_2
PLIB_SPI_CommunicationWidthSelect,FUNC_3
PLIB_SPI_Disable,FUNC_4
PLIB_SPI_ExistsFrameSyncPulseCounter,FUNC_5
PLIB_SPI_ExistsFrameSyncPulseDirection,FUNC_6
PLIB_SPI_ExistsFrameSyncPulseEdge,FUNC_7
PLIB_SPI_ExistsFrameSyncPulsePolarity,FUNC_8
PLIB_SPI_ExistsFrameSyncPulseWidth,FUNC_9
PLIB_SPI_FIFOEnable,FUNC_10
PLIB_SPI_FIFOInterruptModeSelect,FUNC_11
PLIB_SPI_FrameSyncPulseCounterSelect,FUNC_12
PLIB_SPI_FrameSyncPulseDirectionSelect,FUNC_13
PLIB_SPI_FrameSyncPulseEdgeSelect,FUNC_14
PLIB_SPI_FrameSyncPulsePolaritySelect,FUNC_15
PLIB_SPI_FrameSyncPulseWidthSelect,FUNC_16
PLIB_SPI_FramedCommunicationDisable,FUNC_17
PLIB_SPI_FramedCommunicationEnable,FUNC_18
PLIB_SPI_InputSamplePhaseSelect,FUNC_19
PLIB_SPI_MasterEnable,FUNC_20
PLIB_SPI_OutputDataPhaseSelect,FUNC_21
PLIB_SPI_PinDisable,FUNC_22
PLIB_SPI_PinEnable,FUNC_23
PLIB_SPI_ReceiverOverflowClear,FUNC_24
PLIB_SPI_StopInIdleDisable,FUNC_25
PLIB_SPI_StopInIdleEnable,FUNC_26
SPI_CLOCK_POLARITY_IDLE_HIGH,VAR_1
SPI_CLOCK_POLARITY_IDLE_LOW,VAR_2
SPI_FIFO_INTERRUPT_WHEN_RECEIVE_BUFFER_IS_NOT_EMPTY,VAR_3
SPI_FIFO_INTERRUPT_WHEN_TRANSMIT_BUFFER_IS_COMPLETELY_EMPTY,VAR_4
SPI_OUTPUT_DATA_PHASE_ON_ACTIVE_TO_IDLE_CLOCK,VAR_5
SPI_OUTPUT_DATA_PHASE_ON_IDLE_TO_ACTIVE_CLOCK,VAR_6
SPI_PIN_SLAVE_SELECT,VAR_7
SYS_ASSERT,FUNC_27
SYS_CLK_PeripheralFrequencyGet,FUNC_28
DRV_SPI_SetupHardware,FUNC_29
driverObject,VAR_8
init,VAR_9
spiId,VAR_10
