/* arc simulator support code
   Copyright (C) 1996, 1997, 1998, 2003 Free Software Foundation, Inc.
   Copyright (C) 2007 ARC International (UK) LTD

   This file is part of GDB, the GNU debugger.

   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2, or (at your option)
   any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License along
   with this program; if not, write to the Free Software Foundation, Inc.,
   59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */

#define WANT_CPU a5f
#define WANT_CPU_A5F

#include "sim-main.h"
#include "cgen-mem.h"
#include "cgen-ops.h"

/* The contents of BUF are in target byte order.  */

int
a5f_fetch_register (SIM_CPU *current_cpu, int rn, unsigned char *buf,
			int len)
{
  if (rn < 61)
    SETTWI (buf, a5f_h_cr_get (current_cpu, rn));
  else if (rn == AUX0_REGNUM +6)
    SETTWI (buf, a5f_h_pc_get (current_cpu));
  else if (rn >= AUX0_REGNUM && rn <= AUXLAST_REGNUM)
    SETTWI (buf, a5f_h_auxr_get (current_cpu, rn - AUX0_REGNUM));
  else
    switch (rn)
      {
      case PC_REGNUM :
	SETTWI (buf, a5f_h_pc_get (current_cpu));
	break;
      case STATUS32_REGNUM :
	SETTWI (buf, a5f_h_auxr_get (current_cpu, 10));
	break;
      default :
	return 0;
      }

  return -1; /*FIXME*/
}

/* The contents of BUF are in target byte order.  */

int
a5f_store_register (SIM_CPU *current_cpu, int rn, unsigned char *buf,
			int len)
{
  if (rn < 61)
    a5f_h_cr_set (current_cpu, rn, GETTWI (buf));
  else if (rn == AUX0_REGNUM +6)
    a5f_h_pc_set (current_cpu, GETTWI (buf));
  else if (rn >= AUX0_REGNUM && rn <= AUXLAST_REGNUM)
    a5f_h_auxr_set (current_cpu, rn - AUX0_REGNUM, GETTWI (buf));
  else
    switch (rn)
      {
      case PC_REGNUM :
	a5f_h_pc_set (current_cpu, GETTWI (buf));
	break;
      case STATUS32_REGNUM :
	a5f_h_auxr_set (current_cpu, 10, GETTWI (buf));
	break;
      default :
	return 0;
      }

  return -1; /*FIXME*/
}

/* Initialize cycle counting for an insn.
   FIRST_P is non-zero if this is the first insn in a set of parallel
   insns.  */

void
a5f_model_insn_before (SIM_CPU *cpu, int first_p)
{
}

/* Record the cycles computed for an insn.
   LAST_P is non-zero if this is the last insn in a set of parallel insns,
   and we update the total cycle count.
   CYCLES is the cycle count of the insn.  */

void
a5f_model_insn_after (SIM_CPU *cpu, int last_p, int cycles)
{
}

int
a5f_model_A5_u_exec (SIM_CPU *cpu, const IDESC *idesc,
			     int unit_num, int referenced,
			     INT sr, INT sr2, INT dr)
{
#if 0
  check_load_stall (cpu, sr);
  check_load_stall (cpu, sr2);
#endif
  return idesc->timing->units[unit_num].done;
}
