// Seed: 3158318993
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_6;
  wand id_8;
  assign id_2 = id_3;
  assign id_5 = id_3;
  assign id_6 = id_6;
  uwire id_9 = (id_9), id_10 = 1 !== id_2;
  assign id_6 = id_10;
  always begin : LABEL_0
    begin : LABEL_0
      id_6 = (1'b0);
    end
  end
  assign id_6 = id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wire id_3,
    output logic id_4,
    input supply0 id_5
);
  assign id_4 = 1;
  tri1 id_7 = id_2;
  always id_4 <= 1;
  tri0 id_8 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_6 = 0;
endmodule
