<profile>

<section name = "Vitis HLS Report for 'compute_add_Pipeline_execute'" level="0">
<item name = "Date">Tue May  7 18:00:56 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">vmul2</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.291 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4103, 4103, 13.675 us, 13.675 us, 4103, 4103, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- execute">4101, 4101, 8, 4, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 173, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 165, 49, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 135, -</column>
<column name="Register">-, -, 234, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_32_2_1_U16">mul_32s_32s_32_2_1, 0, 3, 165, 49, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_5_fu_136_p2">+, 0, 0, 38, 31, 3</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage1_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage2_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage3_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op34_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op48_write_state7">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln61_1_fu_130_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln61_fu_114_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="i_4_fu_120_p2">or, 0, 0, 31, 31, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 31, 62</column>
<column name="grp_fu_73_p0">14, 3, 32, 96</column>
<column name="grp_fu_73_p1">14, 3, 32, 96</column>
<column name="i_fu_44">9, 2, 31, 62</column>
<column name="in1_stream_blk_n">9, 2, 1, 2</column>
<column name="in2_stream_blk_n">9, 2, 1, 2</column>
<column name="out_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_3_reg_153">31, 0, 31, 0</column>
<column name="i_fu_44">31, 0, 31, 0</column>
<column name="icmp_ln61_1_reg_162">1, 0, 1, 0</column>
<column name="icmp_ln61_1_reg_162_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln61_reg_158">1, 0, 1, 0</column>
<column name="icmp_ln61_reg_158_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="reg_77">32, 0, 32, 0</column>
<column name="reg_82">32, 0, 32, 0</column>
<column name="reg_87">32, 0, 32, 0</column>
<column name="reg_92">32, 0, 32, 0</column>
<column name="reg_97">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="in1_stream_dout">in, 32, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_num_data_valid">in, 2, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_fifo_cap">in, 2, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_empty_n">in, 1, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_read">out, 1, ap_fifo, in1_stream, pointer</column>
<column name="in2_stream_dout">in, 32, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_num_data_valid">in, 2, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_fifo_cap">in, 2, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_empty_n">in, 1, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_read">out, 1, ap_fifo, in2_stream, pointer</column>
<column name="out_stream_din">out, 32, ap_fifo, out_stream, pointer</column>
<column name="out_stream_num_data_valid">in, 2, ap_fifo, out_stream, pointer</column>
<column name="out_stream_fifo_cap">in, 2, ap_fifo, out_stream, pointer</column>
<column name="out_stream_full_n">in, 1, ap_fifo, out_stream, pointer</column>
<column name="out_stream_write">out, 1, ap_fifo, out_stream, pointer</column>
<column name="size_load">in, 32, ap_none, size_load, scalar</column>
</table>
</item>
</section>
</profile>
