// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _xts_aes_HH_
#define _xts_aes_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "xts_aes_process_data.h"
#include "aes_process_1.h"
#include "aes_expand_key.h"
#include "aes_expand_key58.h"
#include "aes_expand_key58_bkb.h"
#include "xts_aes_aes_tweak_V.h"
#include "xts_aes_processedmb6.h"
#include "xts_aes_ctrl_s_axi.h"
#include "xts_aes_data0_m_axi.h"
#include "xts_aes_data1_m_axi.h"
#include "xts_aes_data2_m_axi.h"
#include "xts_aes_data4_m_axi.h"
#include "xts_aes_data3_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA0_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA0_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA0_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA0_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA0_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA0_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA0_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA0_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA1_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA1_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA2_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_DATA_WIDTH = 64,
         unsigned int C_M_AXI_DATA2_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA2_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA4_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA4_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA4_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA3_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA3_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA3_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct xts_aes : public sc_module {
    // Port declarations 245
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_data0_AWVALID;
    sc_in< sc_logic > m_axi_data0_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA0_ADDR_WIDTH> > m_axi_data0_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA0_ID_WIDTH> > m_axi_data0_AWID;
    sc_out< sc_lv<8> > m_axi_data0_AWLEN;
    sc_out< sc_lv<3> > m_axi_data0_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data0_AWBURST;
    sc_out< sc_lv<2> > m_axi_data0_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data0_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data0_AWPROT;
    sc_out< sc_lv<4> > m_axi_data0_AWQOS;
    sc_out< sc_lv<4> > m_axi_data0_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA0_AWUSER_WIDTH> > m_axi_data0_AWUSER;
    sc_out< sc_logic > m_axi_data0_WVALID;
    sc_in< sc_logic > m_axi_data0_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA0_DATA_WIDTH> > m_axi_data0_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA0_DATA_WIDTH/8> > m_axi_data0_WSTRB;
    sc_out< sc_logic > m_axi_data0_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA0_ID_WIDTH> > m_axi_data0_WID;
    sc_out< sc_uint<C_M_AXI_DATA0_WUSER_WIDTH> > m_axi_data0_WUSER;
    sc_out< sc_logic > m_axi_data0_ARVALID;
    sc_in< sc_logic > m_axi_data0_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA0_ADDR_WIDTH> > m_axi_data0_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA0_ID_WIDTH> > m_axi_data0_ARID;
    sc_out< sc_lv<8> > m_axi_data0_ARLEN;
    sc_out< sc_lv<3> > m_axi_data0_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data0_ARBURST;
    sc_out< sc_lv<2> > m_axi_data0_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data0_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data0_ARPROT;
    sc_out< sc_lv<4> > m_axi_data0_ARQOS;
    sc_out< sc_lv<4> > m_axi_data0_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA0_ARUSER_WIDTH> > m_axi_data0_ARUSER;
    sc_in< sc_logic > m_axi_data0_RVALID;
    sc_out< sc_logic > m_axi_data0_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA0_DATA_WIDTH> > m_axi_data0_RDATA;
    sc_in< sc_logic > m_axi_data0_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA0_ID_WIDTH> > m_axi_data0_RID;
    sc_in< sc_uint<C_M_AXI_DATA0_RUSER_WIDTH> > m_axi_data0_RUSER;
    sc_in< sc_lv<2> > m_axi_data0_RRESP;
    sc_in< sc_logic > m_axi_data0_BVALID;
    sc_out< sc_logic > m_axi_data0_BREADY;
    sc_in< sc_lv<2> > m_axi_data0_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA0_ID_WIDTH> > m_axi_data0_BID;
    sc_in< sc_uint<C_M_AXI_DATA0_BUSER_WIDTH> > m_axi_data0_BUSER;
    sc_out< sc_logic > m_axi_data1_AWVALID;
    sc_in< sc_logic > m_axi_data1_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA1_ADDR_WIDTH> > m_axi_data1_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_AWID;
    sc_out< sc_lv<8> > m_axi_data1_AWLEN;
    sc_out< sc_lv<3> > m_axi_data1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data1_AWBURST;
    sc_out< sc_lv<2> > m_axi_data1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data1_AWPROT;
    sc_out< sc_lv<4> > m_axi_data1_AWQOS;
    sc_out< sc_lv<4> > m_axi_data1_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA1_AWUSER_WIDTH> > m_axi_data1_AWUSER;
    sc_out< sc_logic > m_axi_data1_WVALID;
    sc_in< sc_logic > m_axi_data1_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA1_DATA_WIDTH> > m_axi_data1_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA1_DATA_WIDTH/8> > m_axi_data1_WSTRB;
    sc_out< sc_logic > m_axi_data1_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_WID;
    sc_out< sc_uint<C_M_AXI_DATA1_WUSER_WIDTH> > m_axi_data1_WUSER;
    sc_out< sc_logic > m_axi_data1_ARVALID;
    sc_in< sc_logic > m_axi_data1_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA1_ADDR_WIDTH> > m_axi_data1_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_ARID;
    sc_out< sc_lv<8> > m_axi_data1_ARLEN;
    sc_out< sc_lv<3> > m_axi_data1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data1_ARBURST;
    sc_out< sc_lv<2> > m_axi_data1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data1_ARPROT;
    sc_out< sc_lv<4> > m_axi_data1_ARQOS;
    sc_out< sc_lv<4> > m_axi_data1_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA1_ARUSER_WIDTH> > m_axi_data1_ARUSER;
    sc_in< sc_logic > m_axi_data1_RVALID;
    sc_out< sc_logic > m_axi_data1_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA1_DATA_WIDTH> > m_axi_data1_RDATA;
    sc_in< sc_logic > m_axi_data1_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_RID;
    sc_in< sc_uint<C_M_AXI_DATA1_RUSER_WIDTH> > m_axi_data1_RUSER;
    sc_in< sc_lv<2> > m_axi_data1_RRESP;
    sc_in< sc_logic > m_axi_data1_BVALID;
    sc_out< sc_logic > m_axi_data1_BREADY;
    sc_in< sc_lv<2> > m_axi_data1_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA1_ID_WIDTH> > m_axi_data1_BID;
    sc_in< sc_uint<C_M_AXI_DATA1_BUSER_WIDTH> > m_axi_data1_BUSER;
    sc_out< sc_logic > m_axi_data2_AWVALID;
    sc_in< sc_logic > m_axi_data2_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA2_ADDR_WIDTH> > m_axi_data2_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_AWID;
    sc_out< sc_lv<8> > m_axi_data2_AWLEN;
    sc_out< sc_lv<3> > m_axi_data2_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data2_AWBURST;
    sc_out< sc_lv<2> > m_axi_data2_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data2_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data2_AWPROT;
    sc_out< sc_lv<4> > m_axi_data2_AWQOS;
    sc_out< sc_lv<4> > m_axi_data2_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA2_AWUSER_WIDTH> > m_axi_data2_AWUSER;
    sc_out< sc_logic > m_axi_data2_WVALID;
    sc_in< sc_logic > m_axi_data2_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA2_DATA_WIDTH> > m_axi_data2_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA2_DATA_WIDTH/8> > m_axi_data2_WSTRB;
    sc_out< sc_logic > m_axi_data2_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_WID;
    sc_out< sc_uint<C_M_AXI_DATA2_WUSER_WIDTH> > m_axi_data2_WUSER;
    sc_out< sc_logic > m_axi_data2_ARVALID;
    sc_in< sc_logic > m_axi_data2_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA2_ADDR_WIDTH> > m_axi_data2_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_ARID;
    sc_out< sc_lv<8> > m_axi_data2_ARLEN;
    sc_out< sc_lv<3> > m_axi_data2_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data2_ARBURST;
    sc_out< sc_lv<2> > m_axi_data2_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data2_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data2_ARPROT;
    sc_out< sc_lv<4> > m_axi_data2_ARQOS;
    sc_out< sc_lv<4> > m_axi_data2_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA2_ARUSER_WIDTH> > m_axi_data2_ARUSER;
    sc_in< sc_logic > m_axi_data2_RVALID;
    sc_out< sc_logic > m_axi_data2_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA2_DATA_WIDTH> > m_axi_data2_RDATA;
    sc_in< sc_logic > m_axi_data2_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_RID;
    sc_in< sc_uint<C_M_AXI_DATA2_RUSER_WIDTH> > m_axi_data2_RUSER;
    sc_in< sc_lv<2> > m_axi_data2_RRESP;
    sc_in< sc_logic > m_axi_data2_BVALID;
    sc_out< sc_logic > m_axi_data2_BREADY;
    sc_in< sc_lv<2> > m_axi_data2_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA2_ID_WIDTH> > m_axi_data2_BID;
    sc_in< sc_uint<C_M_AXI_DATA2_BUSER_WIDTH> > m_axi_data2_BUSER;
    sc_out< sc_logic > m_axi_data4_AWVALID;
    sc_in< sc_logic > m_axi_data4_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA4_ADDR_WIDTH> > m_axi_data4_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA4_ID_WIDTH> > m_axi_data4_AWID;
    sc_out< sc_lv<8> > m_axi_data4_AWLEN;
    sc_out< sc_lv<3> > m_axi_data4_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data4_AWBURST;
    sc_out< sc_lv<2> > m_axi_data4_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data4_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data4_AWPROT;
    sc_out< sc_lv<4> > m_axi_data4_AWQOS;
    sc_out< sc_lv<4> > m_axi_data4_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA4_AWUSER_WIDTH> > m_axi_data4_AWUSER;
    sc_out< sc_logic > m_axi_data4_WVALID;
    sc_in< sc_logic > m_axi_data4_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA4_DATA_WIDTH> > m_axi_data4_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA4_DATA_WIDTH/8> > m_axi_data4_WSTRB;
    sc_out< sc_logic > m_axi_data4_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA4_ID_WIDTH> > m_axi_data4_WID;
    sc_out< sc_uint<C_M_AXI_DATA4_WUSER_WIDTH> > m_axi_data4_WUSER;
    sc_out< sc_logic > m_axi_data4_ARVALID;
    sc_in< sc_logic > m_axi_data4_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA4_ADDR_WIDTH> > m_axi_data4_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA4_ID_WIDTH> > m_axi_data4_ARID;
    sc_out< sc_lv<8> > m_axi_data4_ARLEN;
    sc_out< sc_lv<3> > m_axi_data4_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data4_ARBURST;
    sc_out< sc_lv<2> > m_axi_data4_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data4_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data4_ARPROT;
    sc_out< sc_lv<4> > m_axi_data4_ARQOS;
    sc_out< sc_lv<4> > m_axi_data4_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA4_ARUSER_WIDTH> > m_axi_data4_ARUSER;
    sc_in< sc_logic > m_axi_data4_RVALID;
    sc_out< sc_logic > m_axi_data4_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA4_DATA_WIDTH> > m_axi_data4_RDATA;
    sc_in< sc_logic > m_axi_data4_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA4_ID_WIDTH> > m_axi_data4_RID;
    sc_in< sc_uint<C_M_AXI_DATA4_RUSER_WIDTH> > m_axi_data4_RUSER;
    sc_in< sc_lv<2> > m_axi_data4_RRESP;
    sc_in< sc_logic > m_axi_data4_BVALID;
    sc_out< sc_logic > m_axi_data4_BREADY;
    sc_in< sc_lv<2> > m_axi_data4_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA4_ID_WIDTH> > m_axi_data4_BID;
    sc_in< sc_uint<C_M_AXI_DATA4_BUSER_WIDTH> > m_axi_data4_BUSER;
    sc_out< sc_logic > m_axi_data3_AWVALID;
    sc_in< sc_logic > m_axi_data3_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA3_ADDR_WIDTH> > m_axi_data3_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_AWID;
    sc_out< sc_lv<8> > m_axi_data3_AWLEN;
    sc_out< sc_lv<3> > m_axi_data3_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data3_AWBURST;
    sc_out< sc_lv<2> > m_axi_data3_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data3_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data3_AWPROT;
    sc_out< sc_lv<4> > m_axi_data3_AWQOS;
    sc_out< sc_lv<4> > m_axi_data3_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA3_AWUSER_WIDTH> > m_axi_data3_AWUSER;
    sc_out< sc_logic > m_axi_data3_WVALID;
    sc_in< sc_logic > m_axi_data3_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA3_DATA_WIDTH> > m_axi_data3_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA3_DATA_WIDTH/8> > m_axi_data3_WSTRB;
    sc_out< sc_logic > m_axi_data3_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_WID;
    sc_out< sc_uint<C_M_AXI_DATA3_WUSER_WIDTH> > m_axi_data3_WUSER;
    sc_out< sc_logic > m_axi_data3_ARVALID;
    sc_in< sc_logic > m_axi_data3_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA3_ADDR_WIDTH> > m_axi_data3_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_ARID;
    sc_out< sc_lv<8> > m_axi_data3_ARLEN;
    sc_out< sc_lv<3> > m_axi_data3_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data3_ARBURST;
    sc_out< sc_lv<2> > m_axi_data3_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data3_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data3_ARPROT;
    sc_out< sc_lv<4> > m_axi_data3_ARQOS;
    sc_out< sc_lv<4> > m_axi_data3_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA3_ARUSER_WIDTH> > m_axi_data3_ARUSER;
    sc_in< sc_logic > m_axi_data3_RVALID;
    sc_out< sc_logic > m_axi_data3_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA3_DATA_WIDTH> > m_axi_data3_RDATA;
    sc_in< sc_logic > m_axi_data3_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_RID;
    sc_in< sc_uint<C_M_AXI_DATA3_RUSER_WIDTH> > m_axi_data3_RUSER;
    sc_in< sc_lv<2> > m_axi_data3_RRESP;
    sc_in< sc_logic > m_axi_data3_BVALID;
    sc_out< sc_logic > m_axi_data3_BREADY;
    sc_in< sc_lv<2> > m_axi_data3_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA3_ID_WIDTH> > m_axi_data3_BID;
    sc_in< sc_uint<C_M_AXI_DATA3_BUSER_WIDTH> > m_axi_data3_BUSER;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<16> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const10;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<2> > ap_var_for_const11;
    sc_signal< sc_lv<64> > ap_var_for_const8;
    sc_signal< sc_lv<8> > ap_var_for_const9;


    // Module declarations
    xts_aes(sc_module_name name);
    SC_HAS_PROCESS(xts_aes);

    ~xts_aes();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    xts_aes_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* xts_aes_ctrl_s_axi_U;
    xts_aes_data0_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA0_ID_WIDTH,C_M_AXI_DATA0_ADDR_WIDTH,C_M_AXI_DATA0_DATA_WIDTH,C_M_AXI_DATA0_AWUSER_WIDTH,C_M_AXI_DATA0_ARUSER_WIDTH,C_M_AXI_DATA0_WUSER_WIDTH,C_M_AXI_DATA0_RUSER_WIDTH,C_M_AXI_DATA0_BUSER_WIDTH,C_M_AXI_DATA0_USER_VALUE,C_M_AXI_DATA0_PROT_VALUE,C_M_AXI_DATA0_CACHE_VALUE>* xts_aes_data0_m_axi_U;
    xts_aes_data1_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA1_ID_WIDTH,C_M_AXI_DATA1_ADDR_WIDTH,C_M_AXI_DATA1_DATA_WIDTH,C_M_AXI_DATA1_AWUSER_WIDTH,C_M_AXI_DATA1_ARUSER_WIDTH,C_M_AXI_DATA1_WUSER_WIDTH,C_M_AXI_DATA1_RUSER_WIDTH,C_M_AXI_DATA1_BUSER_WIDTH,C_M_AXI_DATA1_USER_VALUE,C_M_AXI_DATA1_PROT_VALUE,C_M_AXI_DATA1_CACHE_VALUE>* xts_aes_data1_m_axi_U;
    xts_aes_data2_m_axi<0,64,32,5,16,16,16,16,C_M_AXI_DATA2_ID_WIDTH,C_M_AXI_DATA2_ADDR_WIDTH,C_M_AXI_DATA2_DATA_WIDTH,C_M_AXI_DATA2_AWUSER_WIDTH,C_M_AXI_DATA2_ARUSER_WIDTH,C_M_AXI_DATA2_WUSER_WIDTH,C_M_AXI_DATA2_RUSER_WIDTH,C_M_AXI_DATA2_BUSER_WIDTH,C_M_AXI_DATA2_USER_VALUE,C_M_AXI_DATA2_PROT_VALUE,C_M_AXI_DATA2_CACHE_VALUE>* xts_aes_data2_m_axi_U;
    xts_aes_data4_m_axi<0,8,32,5,16,16,16,16,C_M_AXI_DATA4_ID_WIDTH,C_M_AXI_DATA4_ADDR_WIDTH,C_M_AXI_DATA4_DATA_WIDTH,C_M_AXI_DATA4_AWUSER_WIDTH,C_M_AXI_DATA4_ARUSER_WIDTH,C_M_AXI_DATA4_WUSER_WIDTH,C_M_AXI_DATA4_RUSER_WIDTH,C_M_AXI_DATA4_BUSER_WIDTH,C_M_AXI_DATA4_USER_VALUE,C_M_AXI_DATA4_PROT_VALUE,C_M_AXI_DATA4_CACHE_VALUE>* xts_aes_data4_m_axi_U;
    xts_aes_data3_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_DATA3_ID_WIDTH,C_M_AXI_DATA3_ADDR_WIDTH,C_M_AXI_DATA3_DATA_WIDTH,C_M_AXI_DATA3_AWUSER_WIDTH,C_M_AXI_DATA3_ARUSER_WIDTH,C_M_AXI_DATA3_WUSER_WIDTH,C_M_AXI_DATA3_RUSER_WIDTH,C_M_AXI_DATA3_BUSER_WIDTH,C_M_AXI_DATA3_USER_VALUE,C_M_AXI_DATA3_PROT_VALUE,C_M_AXI_DATA3_CACHE_VALUE>* xts_aes_data3_m_axi_U;
    aes_expand_key58_bkb* aes_expanded_key_V_U;
    aes_expand_key58_bkb* aes_expanded_key2_V_U;
    xts_aes_aes_tweak_V* aes_tweak_V_U;
    xts_aes_processedmb6* processed_data_U;
    xts_aes_process_data* grp_xts_aes_process_data_fu_246;
    aes_process_1* grp_aes_process_1_fu_267;
    aes_expand_key* grp_aes_expand_key_fu_283;
    aes_expand_key58* grp_aes_expand_key58_fu_297;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > key_V;
    sc_signal< sc_lv<32> > key_V_0_data_reg;
    sc_signal< sc_logic > key_V_0_vld_reg;
    sc_signal< sc_logic > key_V_0_ack_out;
    sc_signal< sc_lv<32> > tweak_V;
    sc_signal< sc_lv<32> > tweak_V_0_data_reg;
    sc_signal< sc_logic > tweak_V_0_vld_reg;
    sc_signal< sc_logic > tweak_V_0_ack_out;
    sc_signal< sc_lv<32> > text_V;
    sc_signal< sc_lv<32> > text_V_0_data_reg;
    sc_signal< sc_logic > text_V_0_vld_reg;
    sc_signal< sc_logic > text_V_0_ack_out;
    sc_signal< sc_lv<16> > mode_V;
    sc_signal< sc_lv<16> > mode_V_0_data_reg;
    sc_signal< sc_logic > mode_V_0_vld_reg;
    sc_signal< sc_logic > mode_V_0_ack_out;
    sc_signal< sc_lv<16> > text_len_V;
    sc_signal< sc_lv<16> > text_len_V_0_data_reg;
    sc_signal< sc_logic > text_len_V_0_vld_reg;
    sc_signal< sc_logic > text_len_V_0_ack_out;
    sc_signal< sc_lv<32> > s_boxes_V;
    sc_signal< sc_lv<32> > s_boxes_V_0_data_reg;
    sc_signal< sc_logic > s_boxes_V_0_vld_reg;
    sc_signal< sc_logic > s_boxes_V_0_ack_out;
    sc_signal< sc_lv<32> > mix_column_constant_matrices_V;
    sc_signal< sc_lv<32> > mix_column_constant_matrices_V_0_data_reg;
    sc_signal< sc_logic > mix_column_constant_matrices_V_0_vld_reg;
    sc_signal< sc_logic > mix_column_constant_matrices_V_0_ack_out;
    sc_signal< sc_lv<32> > multiplication_V;
    sc_signal< sc_lv<32> > multiplication_V_0_data_reg;
    sc_signal< sc_logic > multiplication_V_0_vld_reg;
    sc_signal< sc_logic > multiplication_V_0_ack_out;
    sc_signal< sc_lv<32> > rcon_V;
    sc_signal< sc_lv<32> > rcon_V_0_data_reg;
    sc_signal< sc_logic > rcon_V_0_vld_reg;
    sc_signal< sc_logic > rcon_V_0_ack_out;
    sc_signal< sc_lv<32> > data_ret_V;
    sc_signal< sc_lv<32> > data_ret_V_0_data_reg;
    sc_signal< sc_logic > data_ret_V_0_vld_reg;
    sc_signal< sc_logic > data_ret_V_0_ack_out;
    sc_signal< sc_logic > data3_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > data3_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > data3_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > data0_AWREADY;
    sc_signal< sc_logic > data0_WREADY;
    sc_signal< sc_logic > data0_ARVALID;
    sc_signal< sc_logic > data0_ARREADY;
    sc_signal< sc_lv<32> > data0_ARADDR;
    sc_signal< sc_lv<1> > data0_ARID;
    sc_signal< sc_lv<32> > data0_ARLEN;
    sc_signal< sc_lv<3> > data0_ARSIZE;
    sc_signal< sc_lv<2> > data0_ARBURST;
    sc_signal< sc_lv<2> > data0_ARLOCK;
    sc_signal< sc_lv<4> > data0_ARCACHE;
    sc_signal< sc_lv<3> > data0_ARPROT;
    sc_signal< sc_lv<4> > data0_ARQOS;
    sc_signal< sc_lv<4> > data0_ARREGION;
    sc_signal< sc_lv<1> > data0_ARUSER;
    sc_signal< sc_logic > data0_RVALID;
    sc_signal< sc_logic > data0_RREADY;
    sc_signal< sc_lv<16> > data0_RDATA;
    sc_signal< sc_logic > data0_RLAST;
    sc_signal< sc_lv<1> > data0_RID;
    sc_signal< sc_lv<1> > data0_RUSER;
    sc_signal< sc_lv<2> > data0_RRESP;
    sc_signal< sc_logic > data0_BVALID;
    sc_signal< sc_lv<2> > data0_BRESP;
    sc_signal< sc_lv<1> > data0_BID;
    sc_signal< sc_lv<1> > data0_BUSER;
    sc_signal< sc_logic > data1_AWREADY;
    sc_signal< sc_logic > data1_WREADY;
    sc_signal< sc_logic > data1_ARVALID;
    sc_signal< sc_logic > data1_ARREADY;
    sc_signal< sc_lv<32> > data1_ARADDR;
    sc_signal< sc_lv<1> > data1_ARID;
    sc_signal< sc_lv<32> > data1_ARLEN;
    sc_signal< sc_lv<3> > data1_ARSIZE;
    sc_signal< sc_lv<2> > data1_ARBURST;
    sc_signal< sc_lv<2> > data1_ARLOCK;
    sc_signal< sc_lv<4> > data1_ARCACHE;
    sc_signal< sc_lv<3> > data1_ARPROT;
    sc_signal< sc_lv<4> > data1_ARQOS;
    sc_signal< sc_lv<4> > data1_ARREGION;
    sc_signal< sc_lv<1> > data1_ARUSER;
    sc_signal< sc_logic > data1_RVALID;
    sc_signal< sc_logic > data1_RREADY;
    sc_signal< sc_lv<16> > data1_RDATA;
    sc_signal< sc_logic > data1_RLAST;
    sc_signal< sc_lv<1> > data1_RID;
    sc_signal< sc_lv<1> > data1_RUSER;
    sc_signal< sc_lv<2> > data1_RRESP;
    sc_signal< sc_logic > data1_BVALID;
    sc_signal< sc_lv<2> > data1_BRESP;
    sc_signal< sc_lv<1> > data1_BID;
    sc_signal< sc_lv<1> > data1_BUSER;
    sc_signal< sc_logic > data2_AWREADY;
    sc_signal< sc_logic > data2_WREADY;
    sc_signal< sc_logic > data2_ARVALID;
    sc_signal< sc_logic > data2_ARREADY;
    sc_signal< sc_lv<32> > data2_ARADDR;
    sc_signal< sc_lv<1> > data2_ARID;
    sc_signal< sc_lv<32> > data2_ARLEN;
    sc_signal< sc_lv<3> > data2_ARSIZE;
    sc_signal< sc_lv<2> > data2_ARBURST;
    sc_signal< sc_lv<2> > data2_ARLOCK;
    sc_signal< sc_lv<4> > data2_ARCACHE;
    sc_signal< sc_lv<3> > data2_ARPROT;
    sc_signal< sc_lv<4> > data2_ARQOS;
    sc_signal< sc_lv<4> > data2_ARREGION;
    sc_signal< sc_lv<1> > data2_ARUSER;
    sc_signal< sc_logic > data2_RVALID;
    sc_signal< sc_logic > data2_RREADY;
    sc_signal< sc_lv<64> > data2_RDATA;
    sc_signal< sc_logic > data2_RLAST;
    sc_signal< sc_lv<1> > data2_RID;
    sc_signal< sc_lv<1> > data2_RUSER;
    sc_signal< sc_lv<2> > data2_RRESP;
    sc_signal< sc_logic > data2_BVALID;
    sc_signal< sc_lv<2> > data2_BRESP;
    sc_signal< sc_lv<1> > data2_BID;
    sc_signal< sc_lv<1> > data2_BUSER;
    sc_signal< sc_logic > data4_AWREADY;
    sc_signal< sc_logic > data4_WREADY;
    sc_signal< sc_logic > data4_ARVALID;
    sc_signal< sc_logic > data4_ARREADY;
    sc_signal< sc_lv<32> > data4_ARADDR;
    sc_signal< sc_lv<1> > data4_ARID;
    sc_signal< sc_lv<32> > data4_ARLEN;
    sc_signal< sc_lv<3> > data4_ARSIZE;
    sc_signal< sc_lv<2> > data4_ARBURST;
    sc_signal< sc_lv<2> > data4_ARLOCK;
    sc_signal< sc_lv<4> > data4_ARCACHE;
    sc_signal< sc_lv<3> > data4_ARPROT;
    sc_signal< sc_lv<4> > data4_ARQOS;
    sc_signal< sc_lv<4> > data4_ARREGION;
    sc_signal< sc_lv<1> > data4_ARUSER;
    sc_signal< sc_logic > data4_RVALID;
    sc_signal< sc_logic > data4_RREADY;
    sc_signal< sc_lv<8> > data4_RDATA;
    sc_signal< sc_logic > data4_RLAST;
    sc_signal< sc_lv<1> > data4_RID;
    sc_signal< sc_lv<1> > data4_RUSER;
    sc_signal< sc_lv<2> > data4_RRESP;
    sc_signal< sc_logic > data4_BVALID;
    sc_signal< sc_lv<2> > data4_BRESP;
    sc_signal< sc_lv<1> > data4_BID;
    sc_signal< sc_lv<1> > data4_BUSER;
    sc_signal< sc_logic > data3_AWVALID;
    sc_signal< sc_logic > data3_AWREADY;
    sc_signal< sc_logic > data3_WVALID;
    sc_signal< sc_logic > data3_WREADY;
    sc_signal< sc_logic > data3_ARREADY;
    sc_signal< sc_logic > data3_RVALID;
    sc_signal< sc_lv<16> > data3_RDATA;
    sc_signal< sc_logic > data3_RLAST;
    sc_signal< sc_lv<1> > data3_RID;
    sc_signal< sc_lv<1> > data3_RUSER;
    sc_signal< sc_lv<2> > data3_RRESP;
    sc_signal< sc_logic > data3_BVALID;
    sc_signal< sc_logic > data3_BREADY;
    sc_signal< sc_lv<2> > data3_BRESP;
    sc_signal< sc_lv<1> > data3_BID;
    sc_signal< sc_lv<1> > data3_BUSER;
    sc_signal< sc_lv<32> > s_boxes_V_read_reg_441;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<16> > text_len_V_read_reg_449;
    sc_signal< sc_lv<16> > mode_V_read_reg_454;
    sc_signal< sc_lv<32> > data3_addr_reg_459;
    sc_signal< sc_lv<29> > rcon_V1_reg_465;
    sc_signal< sc_lv<31> > multiplication_V1_reg_471;
    sc_signal< sc_lv<31> > mix_column_constant_s_reg_477;
    sc_signal< sc_lv<29> > text_V5_reg_483;
    sc_signal< sc_lv<31> > tweak_V3_reg_488;
    sc_signal< sc_lv<31> > key_V1_reg_493;
    sc_signal< sc_lv<7> > i_fu_397_p2;
    sc_signal< sc_lv<7> > i_reg_502;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<12> > zext_ln343_fu_411_p1;
    sc_signal< sc_lv<12> > zext_ln343_reg_507;
    sc_signal< sc_lv<1> > icmp_ln341_fu_391_p2;
    sc_signal< sc_lv<5> > j_fu_421_p2;
    sc_signal< sc_lv<5> > j_reg_515;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > icmp_ln343_fu_415_p2;
    sc_signal< sc_lv<16> > processed_data_q0;
    sc_signal< sc_lv<16> > processed_data_load_reg_525;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<8> > aes_expanded_key_V_address0;
    sc_signal< sc_logic > aes_expanded_key_V_ce0;
    sc_signal< sc_logic > aes_expanded_key_V_we0;
    sc_signal< sc_lv<16> > aes_expanded_key_V_q0;
    sc_signal< sc_lv<8> > aes_expanded_key2_V_address0;
    sc_signal< sc_logic > aes_expanded_key2_V_ce0;
    sc_signal< sc_logic > aes_expanded_key2_V_we0;
    sc_signal< sc_lv<16> > aes_expanded_key2_V_q0;
    sc_signal< sc_lv<4> > aes_tweak_V_address0;
    sc_signal< sc_logic > aes_tweak_V_ce0;
    sc_signal< sc_logic > aes_tweak_V_we0;
    sc_signal< sc_lv<16> > aes_tweak_V_d0;
    sc_signal< sc_lv<16> > aes_tweak_V_q0;
    sc_signal< sc_lv<10> > processed_data_address0;
    sc_signal< sc_logic > processed_data_ce0;
    sc_signal< sc_logic > processed_data_we0;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_ap_start;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_ap_done;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_ap_idle;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_ap_ready;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWVALID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWADDR;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWLEN;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWBURST;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWPROT;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWQOS;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWREGION;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_data_V_AWUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_data_V_WVALID;
    sc_signal< sc_lv<64> > grp_xts_aes_process_data_fu_246_m_axi_data_V_WDATA;
    sc_signal< sc_lv<8> > grp_xts_aes_process_data_fu_246_m_axi_data_V_WSTRB;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_data_V_WLAST;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_data_V_WID;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_data_V_WUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARVALID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARADDR;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARLEN;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARBURST;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARPROT;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARQOS;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARREGION;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_data_V_ARUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_data_V_RREADY;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_data_V_BREADY;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_tweak_V_address0;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_tweak_V_ce0;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_tweak_V_we0;
    sc_signal< sc_lv<16> > grp_xts_aes_process_data_fu_246_tweak_V_d0;
    sc_signal< sc_lv<8> > grp_xts_aes_process_data_fu_246_expanded_key_V_address0;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_expanded_key_V_ce0;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWVALID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWADDR;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWLEN;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWBURST;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWPROT;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWQOS;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWREGION;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_AWUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_WVALID;
    sc_signal< sc_lv<8> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_WDATA;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_WSTRB;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_WLAST;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_WID;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_WUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARVALID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARADDR;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARLEN;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARBURST;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARPROT;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARQOS;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARREGION;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_ARUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_RREADY;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_s_boxes_V_BREADY;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWVALID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWADDR;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWLEN;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWBURST;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWPROT;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWQOS;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWREGION;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_AWUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_WVALID;
    sc_signal< sc_lv<16> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_WDATA;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_WSTRB;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_WLAST;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_WID;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_WUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARVALID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARADDR;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARLEN;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARBURST;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARPROT;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARQOS;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARREGION;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_ARUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_RREADY;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_mix_column_constant_matrices_V_BREADY;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWVALID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWADDR;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWLEN;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWBURST;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWPROT;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWQOS;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWREGION;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_AWUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_WVALID;
    sc_signal< sc_lv<16> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_WDATA;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_WSTRB;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_WLAST;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_WID;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_WUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARVALID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARADDR;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARID;
    sc_signal< sc_lv<32> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARLEN;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARBURST;
    sc_signal< sc_lv<2> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARPROT;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARQOS;
    sc_signal< sc_lv<4> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARREGION;
    sc_signal< sc_lv<1> > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_ARUSER;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_RREADY;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_m_axi_multiplication_V_BREADY;
    sc_signal< sc_lv<10> > grp_xts_aes_process_data_fu_246_blocks_V_address0;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_blocks_V_ce0;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_blocks_V_we0;
    sc_signal< sc_lv<16> > grp_xts_aes_process_data_fu_246_blocks_V_d0;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_ap_start;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_ap_done;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_ap_idle;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_ap_ready;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_text_V_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_text_V_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_text_V_AWID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_text_V_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_text_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_text_V_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_text_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_text_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_text_V_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_text_V_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_text_V_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_text_V_AWUSER;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_text_V_WVALID;
    sc_signal< sc_lv<16> > grp_aes_process_1_fu_267_m_axi_text_V_WDATA;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_text_V_WSTRB;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_text_V_WLAST;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_text_V_WID;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_text_V_WUSER;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_text_V_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_text_V_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_text_V_ARID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_text_V_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_text_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_text_V_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_text_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_text_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_text_V_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_text_V_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_text_V_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_text_V_ARUSER;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_text_V_RREADY;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_text_V_BREADY;
    sc_signal< sc_lv<8> > grp_aes_process_1_fu_267_expanded_key_V_address0;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_expanded_key_V_ce0;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_AWUSER;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_s_boxes_V_WVALID;
    sc_signal< sc_lv<8> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_WDATA;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_WSTRB;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_s_boxes_V_WLAST;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_WID;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_WUSER;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_s_boxes_V_ARUSER;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_s_boxes_V_RREADY;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_s_boxes_V_BREADY;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_AWUSER;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_WVALID;
    sc_signal< sc_lv<16> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_WDATA;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_WSTRB;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_WLAST;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_WID;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_WUSER;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARID;
    sc_signal< sc_lv<32> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_ARUSER;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_RREADY;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_m_axi_mix_column_constant_matrices_V_BREADY;
    sc_signal< sc_lv<4> > grp_aes_process_1_fu_267_sequence_out_V_address0;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_sequence_out_V_ce0;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_sequence_out_V_we0;
    sc_signal< sc_lv<16> > grp_aes_process_1_fu_267_sequence_out_V_d0;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_ap_start;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_ap_done;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_ap_idle;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_ap_ready;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_key_V_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_key_V_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_key_V_AWID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_key_V_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_key_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_key_V_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_key_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_key_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_key_V_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_key_V_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_key_V_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_key_V_AWUSER;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_key_V_WVALID;
    sc_signal< sc_lv<16> > grp_aes_expand_key_fu_283_m_axi_key_V_WDATA;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_key_V_WSTRB;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_key_V_WLAST;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_key_V_WID;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_key_V_WUSER;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_key_V_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_key_V_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_key_V_ARID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_key_V_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_key_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_key_V_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_key_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_key_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_key_V_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_key_V_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_key_V_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_key_V_ARUSER;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_key_V_RREADY;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_key_V_BREADY;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_s_box_V_AWUSER;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_s_box_V_WVALID;
    sc_signal< sc_lv<8> > grp_aes_expand_key_fu_283_m_axi_s_box_V_WDATA;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_s_box_V_WSTRB;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_s_box_V_WLAST;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_s_box_V_WID;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_s_box_V_WUSER;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_s_box_V_ARUSER;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_s_box_V_RREADY;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_s_box_V_BREADY;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_rcon_V_AWUSER;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_rcon_V_WVALID;
    sc_signal< sc_lv<64> > grp_aes_expand_key_fu_283_m_axi_rcon_V_WDATA;
    sc_signal< sc_lv<8> > grp_aes_expand_key_fu_283_m_axi_rcon_V_WSTRB;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_rcon_V_WLAST;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_rcon_V_WID;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_rcon_V_WUSER;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARID;
    sc_signal< sc_lv<32> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key_fu_283_m_axi_rcon_V_ARUSER;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_rcon_V_RREADY;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_m_axi_rcon_V_BREADY;
    sc_signal< sc_lv<8> > grp_aes_expand_key_fu_283_expanded_key_matrix_V_address0;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_expanded_key_matrix_V_ce0;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_expanded_key_matrix_V_we0;
    sc_signal< sc_lv<16> > grp_aes_expand_key_fu_283_expanded_key_matrix_V_d0;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_ap_start;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_ap_done;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_ap_idle;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_ap_ready;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_key_V_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_key_V_AWUSER;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_key_V_WVALID;
    sc_signal< sc_lv<16> > grp_aes_expand_key58_fu_297_m_axi_key_V_WDATA;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_key_V_WSTRB;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_key_V_WLAST;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_key_V_WID;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_key_V_WUSER;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_key_V_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_key_V_ARUSER;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_key_V_RREADY;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_key_V_BREADY;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_AWUSER;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_s_box_V_WVALID;
    sc_signal< sc_lv<8> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_WDATA;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_WSTRB;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_s_box_V_WLAST;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_WID;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_WUSER;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_s_box_V_ARUSER;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_s_box_V_RREADY;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_s_box_V_BREADY;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_AWUSER;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_rcon_V_WVALID;
    sc_signal< sc_lv<64> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_WDATA;
    sc_signal< sc_lv<8> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_WSTRB;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_rcon_V_WLAST;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_WID;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_WUSER;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARVALID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARADDR;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARID;
    sc_signal< sc_lv<32> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARLEN;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARSIZE;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARBURST;
    sc_signal< sc_lv<2> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARLOCK;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARCACHE;
    sc_signal< sc_lv<3> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARPROT;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARQOS;
    sc_signal< sc_lv<4> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARREGION;
    sc_signal< sc_lv<1> > grp_aes_expand_key58_fu_297_m_axi_rcon_V_ARUSER;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_rcon_V_RREADY;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_m_axi_rcon_V_BREADY;
    sc_signal< sc_lv<8> > grp_aes_expand_key58_fu_297_expanded_key_matrix_V_address0;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_expanded_key_matrix_V_ce0;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_expanded_key_matrix_V_we0;
    sc_signal< sc_lv<16> > grp_aes_expand_key58_fu_297_expanded_key_matrix_V_d0;
    sc_signal< sc_lv<7> > i_0_reg_224;
    sc_signal< sc_lv<5> > j_0_reg_235;
    sc_signal< sc_logic > grp_xts_aes_process_data_fu_246_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_aes_process_1_fu_267_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_aes_expand_key_fu_283_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_aes_expand_key58_fu_297_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > zext_ln180_2_fu_436_p1;
    sc_signal< sc_lv<64> > empty_fu_321_p1;
    sc_signal< sc_lv<31> > data_ret_V1_fu_311_p4;
    sc_signal< sc_lv<11> > tmp_3_fu_403_p3;
    sc_signal< sc_lv<12> > zext_ln180_fu_427_p1;
    sc_signal< sc_lv<12> > add_ln180_fu_431_p2;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_state2;
    static const sc_lv<18> ap_ST_fsm_state3;
    static const sc_lv<18> ap_ST_fsm_state4;
    static const sc_lv<18> ap_ST_fsm_state5;
    static const sc_lv<18> ap_ST_fsm_state6;
    static const sc_lv<18> ap_ST_fsm_state7;
    static const sc_lv<18> ap_ST_fsm_state8;
    static const sc_lv<18> ap_ST_fsm_state9;
    static const sc_lv<18> ap_ST_fsm_state10;
    static const sc_lv<18> ap_ST_fsm_state11;
    static const sc_lv<18> ap_ST_fsm_state12;
    static const sc_lv<18> ap_ST_fsm_state13;
    static const sc_lv<18> ap_ST_fsm_state14;
    static const sc_lv<18> ap_ST_fsm_state15;
    static const sc_lv<18> ap_ST_fsm_state16;
    static const sc_lv<18> ap_ST_fsm_state17;
    static const sc_lv<18> ap_ST_fsm_state18;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA0_USER_VALUE;
    static const int C_M_AXI_DATA0_PROT_VALUE;
    static const int C_M_AXI_DATA0_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA1_USER_VALUE;
    static const int C_M_AXI_DATA1_PROT_VALUE;
    static const int C_M_AXI_DATA1_CACHE_VALUE;
    static const int C_M_AXI_DATA2_USER_VALUE;
    static const int C_M_AXI_DATA2_PROT_VALUE;
    static const int C_M_AXI_DATA2_CACHE_VALUE;
    static const int C_M_AXI_DATA4_USER_VALUE;
    static const int C_M_AXI_DATA4_PROT_VALUE;
    static const int C_M_AXI_DATA4_CACHE_VALUE;
    static const int C_M_AXI_DATA3_USER_VALUE;
    static const int C_M_AXI_DATA3_PROT_VALUE;
    static const int C_M_AXI_DATA3_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_400;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_clk_no_reset_();
    void thread_add_ln180_fu_431_p2();
    void thread_aes_expanded_key2_V_address0();
    void thread_aes_expanded_key2_V_ce0();
    void thread_aes_expanded_key2_V_we0();
    void thread_aes_expanded_key_V_address0();
    void thread_aes_expanded_key_V_ce0();
    void thread_aes_expanded_key_V_we0();
    void thread_aes_tweak_V_address0();
    void thread_aes_tweak_V_ce0();
    void thread_aes_tweak_V_d0();
    void thread_aes_tweak_V_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_data0_ARADDR();
    void thread_data0_ARBURST();
    void thread_data0_ARCACHE();
    void thread_data0_ARID();
    void thread_data0_ARLEN();
    void thread_data0_ARLOCK();
    void thread_data0_ARPROT();
    void thread_data0_ARQOS();
    void thread_data0_ARREGION();
    void thread_data0_ARSIZE();
    void thread_data0_ARUSER();
    void thread_data0_ARVALID();
    void thread_data0_RREADY();
    void thread_data1_ARADDR();
    void thread_data1_ARBURST();
    void thread_data1_ARCACHE();
    void thread_data1_ARID();
    void thread_data1_ARLEN();
    void thread_data1_ARLOCK();
    void thread_data1_ARPROT();
    void thread_data1_ARQOS();
    void thread_data1_ARREGION();
    void thread_data1_ARSIZE();
    void thread_data1_ARUSER();
    void thread_data1_ARVALID();
    void thread_data1_RREADY();
    void thread_data2_ARADDR();
    void thread_data2_ARBURST();
    void thread_data2_ARCACHE();
    void thread_data2_ARID();
    void thread_data2_ARLEN();
    void thread_data2_ARLOCK();
    void thread_data2_ARPROT();
    void thread_data2_ARQOS();
    void thread_data2_ARREGION();
    void thread_data2_ARSIZE();
    void thread_data2_ARUSER();
    void thread_data2_ARVALID();
    void thread_data2_RREADY();
    void thread_data3_AWVALID();
    void thread_data3_BREADY();
    void thread_data3_WVALID();
    void thread_data3_blk_n_AW();
    void thread_data3_blk_n_B();
    void thread_data3_blk_n_W();
    void thread_data4_ARADDR();
    void thread_data4_ARBURST();
    void thread_data4_ARCACHE();
    void thread_data4_ARID();
    void thread_data4_ARLEN();
    void thread_data4_ARLOCK();
    void thread_data4_ARPROT();
    void thread_data4_ARQOS();
    void thread_data4_ARREGION();
    void thread_data4_ARSIZE();
    void thread_data4_ARUSER();
    void thread_data4_ARVALID();
    void thread_data4_RREADY();
    void thread_data_ret_V1_fu_311_p4();
    void thread_data_ret_V_0_ack_out();
    void thread_empty_fu_321_p1();
    void thread_grp_aes_expand_key58_fu_297_ap_start();
    void thread_grp_aes_expand_key_fu_283_ap_start();
    void thread_grp_aes_process_1_fu_267_ap_start();
    void thread_grp_xts_aes_process_data_fu_246_ap_start();
    void thread_i_fu_397_p2();
    void thread_icmp_ln341_fu_391_p2();
    void thread_icmp_ln343_fu_415_p2();
    void thread_j_fu_421_p2();
    void thread_key_V_0_ack_out();
    void thread_mix_column_constant_matrices_V_0_ack_out();
    void thread_mode_V_0_ack_out();
    void thread_multiplication_V_0_ack_out();
    void thread_processed_data_address0();
    void thread_processed_data_ce0();
    void thread_processed_data_we0();
    void thread_rcon_V_0_ack_out();
    void thread_s_boxes_V_0_ack_out();
    void thread_text_V_0_ack_out();
    void thread_text_len_V_0_ack_out();
    void thread_tmp_3_fu_403_p3();
    void thread_tweak_V_0_ack_out();
    void thread_zext_ln180_2_fu_436_p1();
    void thread_zext_ln180_fu_427_p1();
    void thread_zext_ln343_fu_411_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
