#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_000001eeaf7abdd0 .scope module, "pro_tb" "pro_tb" 2 62;
 .timescale -9 -11;
v000001eeaf9c30c0_0 .var "addr", 8 0;
v000001eeaf9c2bc0_0 .var "clock", 0 0;
v000001eeaf9c1c20_0 .net "icode", 3 0, L_000001eeaf9d52e0;  1 drivers
v000001eeaf9c2800_0 .net "ifun", 3 0, L_000001eeaf9d48d0;  1 drivers
v000001eeaf9c28a0_0 .net "rA", 3 0, L_000001eeaf9d49b0;  1 drivers
v000001eeaf9c1ea0_0 .net "rB", 3 0, L_000001eeaf9d4d30;  1 drivers
v000001eeaf9c2440_0 .net "valC", 15 0, L_000001eeaf9d5350;  1 drivers
v000001eeaf9c3020_0 .var "wdata", 31 0;
v000001eeaf9c3160_0 .var "working", 0 0;
v000001eeaf9c2da0_0 .var "wr", 0 0;
S_000001eeaf7ade40 .scope module, "processor" "processor" 2 73, 2 3 0, S_000001eeaf7abdd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "working";
    .port_info 5 /OUTPUT 4 "icode";
    .port_info 6 /OUTPUT 4 "ifun";
    .port_info 7 /OUTPUT 4 "rA";
    .port_info 8 /OUTPUT 4 "rB";
    .port_info 9 /OUTPUT 16 "valC";
L_000001eeaf9d5270 .functor BUFZ 32, v000001eeafa27e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001eeaf9d52e0 .functor BUFZ 4, v000001eeafa27a80_0, C4<0000>, C4<0000>, C4<0000>;
L_000001eeaf9d48d0 .functor BUFZ 4, v000001eeafa28160_0, C4<0000>, C4<0000>, C4<0000>;
L_000001eeaf9d49b0 .functor BUFZ 4, v000001eeafa28340_0, C4<0000>, C4<0000>, C4<0000>;
L_000001eeaf9d4d30 .functor BUFZ 4, v000001eeafa28340_0, C4<0000>, C4<0000>, C4<0000>;
L_000001eeaf9d5350 .functor BUFZ 16, v000001eeafa278a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001eeafa27a80_0 .var "D_icode", 3 0;
v000001eeafa28160_0 .var "D_ifun", 3 0;
v000001eeafa282a0_0 .var "D_rA", 3 0;
v000001eeafa28340_0 .var "D_rB", 3 0;
v000001eeafa278a0_0 .var "D_valC", 15 0;
v000001eeafa27b20_0 .net "F_read", 31 0, L_000001eeaf9d5270;  1 drivers
v000001eeafa27ee0_0 .var "PC", 8 0;
L_000001eeafa28868 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001eeafa28200_0 .net/2s *"_ivl_2", 1 0, L_000001eeafa28868;  1 drivers
L_000001eeafa288b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001eeafa27da0_0 .net/2s *"_ivl_4", 1 0, L_000001eeafa288b0;  1 drivers
v000001eeafa27bc0_0 .net *"_ivl_6", 1 0, L_000001eeaf9c1d60;  1 drivers
v000001eeafa287a0_0 .net "addr", 8 0, v000001eeaf9c30c0_0;  1 drivers
v000001eeafa283e0_0 .net "addr_w", 8 0, L_000001eeaf9c2b20;  1 drivers
v000001eeafa28480_0 .net "clock", 0 0, v000001eeaf9c2bc0_0;  1 drivers
v000001eeafa28520_0 .net "icode", 3 0, L_000001eeaf9d52e0;  alias, 1 drivers
v000001eeafa27940_0 .net "ifun", 3 0, L_000001eeaf9d48d0;  alias, 1 drivers
v000001eeafa285c0_0 .net "rA", 3 0, L_000001eeaf9d49b0;  alias, 1 drivers
v000001eeafa27c60_0 .net "rB", 3 0, L_000001eeaf9d4d30;  alias, 1 drivers
v000001eeafa27d00_0 .net "rd", 0 0, L_000001eeaf9c3660;  1 drivers
v000001eeafa28660_0 .net "rdata", 31 0, v000001eeafa27e40_0;  1 drivers
v000001eeafa27f80_0 .net "valC", 15 0, L_000001eeaf9d5350;  alias, 1 drivers
v000001eeafa28700_0 .net "wdata", 31 0, v000001eeaf9c3020_0;  1 drivers
v000001eeaf9c1cc0_0 .net "working", 0 0, v000001eeaf9c3160_0;  1 drivers
v000001eeaf9c2940_0 .net "wr", 0 0, v000001eeaf9c2da0_0;  1 drivers
L_000001eeaf9c2b20 .functor MUXZ 9, v000001eeaf9c30c0_0, v000001eeafa27ee0_0, v000001eeaf9c3160_0, C4<>;
L_000001eeaf9c1d60 .functor MUXZ 2, L_000001eeafa288b0, L_000001eeafa28868, v000001eeaf9c3160_0, C4<>;
L_000001eeaf9c3660 .part L_000001eeaf9c1d60, 0, 1;
S_000001eeaf7ae080 .scope module, "ram" "ram" 2 15, 3 3 0, S_000001eeaf7ade40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 9 "addr";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /OUTPUT 32 "rdata";
v000001eeaf7a6dc0_0 .net "addr", 8 0, L_000001eeaf9c2b20;  alias, 1 drivers
v000001eeaf9d0e30_0 .net "clock", 0 0, v000001eeaf9c2bc0_0;  alias, 1 drivers
v000001eeaf7ae210 .array "ram", 0 255, 31 0;
v000001eeafa28020_0 .net "rd", 0 0, L_000001eeaf9c3660;  alias, 1 drivers
v000001eeafa27e40_0 .var "rdata", 31 0;
v000001eeafa280c0_0 .net "wdata", 31 0, v000001eeaf9c3020_0;  alias, 1 drivers
v000001eeafa279e0_0 .net "wr", 0 0, v000001eeaf9c2da0_0;  alias, 1 drivers
E_000001eeaf9b9ae0 .event posedge, v000001eeaf9d0e30_0;
    .scope S_000001eeaf7ae080;
T_0 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v000001eeafa27e40_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001eeaf7ae080;
T_1 ;
    %wait E_000001eeaf9b9ae0;
    %load/vec4 v000001eeafa279e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001eeafa280c0_0;
    %load/vec4 v000001eeaf7a6dc0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eeaf7ae210, 0, 4;
T_1.0 ;
    %load/vec4 v000001eeafa28020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001eeaf7a6dc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001eeaf7ae210, 4;
    %assign/vec4 v000001eeafa27e40_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000001eeafa27e40_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001eeaf7ade40;
T_2 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001eeafa27ee0_0, 0, 9;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v000001eeafa27a80_0, 0, 4;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v000001eeafa28160_0, 0, 4;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v000001eeafa282a0_0, 0, 4;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v000001eeafa28340_0, 0, 4;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v000001eeafa278a0_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_000001eeaf7ade40;
T_3 ;
    %wait E_000001eeaf9b9ae0;
    %load/vec4 v000001eeaf9c1cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001eeafa27ee0_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001eeafa27ee0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001eeaf7ade40;
T_4 ;
    %wait E_000001eeaf9b9ae0;
    %load/vec4 v000001eeaf9c1cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001eeafa27b20_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v000001eeafa27a80_0, 0;
    %load/vec4 v000001eeafa27b20_0;
    %parti/s 4, 24, 6;
    %assign/vec4 v000001eeafa28160_0, 0;
    %load/vec4 v000001eeafa27b20_0;
    %parti/s 4, 20, 6;
    %assign/vec4 v000001eeafa282a0_0, 0;
    %load/vec4 v000001eeafa27b20_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v000001eeafa28340_0, 0;
    %load/vec4 v000001eeafa27b20_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000001eeafa278a0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001eeaf7abdd0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eeaf9c2bc0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001eeaf9c30c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eeaf9c3020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eeaf9c2da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eeaf9c3160_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001eeaf9c30c0_0, 0;
    %pushi/vec4 284164112, 0, 32;
    %assign/vec4 v000001eeaf9c3020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eeaf9c2da0_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v000001eeaf9c30c0_0, 0;
    %pushi/vec4 536936448, 0, 32;
    %assign/vec4 v000001eeaf9c3020_0, 0;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 9;
    %assign/vec4 v000001eeaf9c30c0_0, 0;
    %pushi/vec4 555941888, 0, 32;
    %assign/vec4 v000001eeaf9c3020_0, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 9;
    %assign/vec4 v000001eeaf9c30c0_0, 0;
    %pushi/vec4 574947328, 0, 32;
    %assign/vec4 v000001eeaf9c3020_0, 0;
    %delay 2000, 0;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v000001eeaf9c30c0_0, 0;
    %pushi/vec4 593952768, 0, 32;
    %assign/vec4 v000001eeaf9c3020_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001eeaf9c30c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eeaf9c3020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eeaf9c2da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eeaf9c3160_0, 0;
    %delay 15000, 0;
    %vpi_call 2 94 "$stop" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001eeaf7abdd0;
T_6 ;
    %delay 1000, 0;
    %load/vec4 v000001eeaf9c2bc0_0;
    %inv;
    %store/vec4 v000001eeaf9c2bc0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001eeaf7abdd0;
T_7 ;
    %vpi_call 2 98 "$dumpfile", "pro_tb.vcd" {0 0 0};
    %vpi_call 2 99 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\processor.v";
    ".\ram.v";
