--
-- VHDL Architecture ADD_SingleCycle_lib.Data_StateMachineV2.Behavior
--
-- Created:
--          by - Rebecca.UNKNOWN (ATHENA)
--          at - 14:09:45 03/29/2013
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY Data_StateMachineV2 IS
END ENTITY Data_StateMachineV2;

--
ARCHITECTURE Behavior OF Data_StateMachineV2 IS
BEGIN
END ARCHITECTURE Behavior;

