-- VHDL test case input
if condition then
    foo <= bar;
end if;


