
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10472
WARNING: [Synth 8-6901] identifier 'cnt' is used before its declaration [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/adc.v:21]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/decimator.v:5]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/decimator.v:6]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/top.v:181]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/top.v:183]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'xvga' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/xvga.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xvga' (2#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/xvga.v:1]
INFO: [Synth 8-6157] synthesizing module 'adc' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/adc.v:2]
INFO: [Synth 8-6155] done synthesizing module 'adc' (3#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/adc.v:2]
INFO: [Synth 8-6157] synthesizing module 'decimator' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/decimator.v:2]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter TIMES bound to: 32 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decimator' (4#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/decimator.v:2]
INFO: [Synth 8-6157] synthesizing module 'bram_frame' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/bram_frame_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_frame' (5#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/bram_frame_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/synchronizer.v:2]
	Parameter NSYNC bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (6#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/synchronizer.v:2]
INFO: [Synth 8-6157] synthesizing module 'level2pulse' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/level2pulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'level2pulse' (7#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/level2pulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'bram_to_fft' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/bram_to_fft.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bram_to_fft' (8#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/bram_to_fft.v:4]
INFO: [Synth 8-6157] synthesizing module 'fft_mag' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:14]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_axis_register_slice_2_1' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_axis_register_slice_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_axis_register_slice_2_1' (9#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_axis_register_slice_2_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_tdata' of module 'fft_mag_axis_register_slice_2_1' is unconnected for instance 'axis_register_slice_2' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:77]
WARNING: [Synth 8-7023] instance 'axis_register_slice_2' of module 'fft_mag_axis_register_slice_2_1' has 10 connections declared, but only 9 given [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:77]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_c_addsub_0_1' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_c_addsub_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_c_addsub_0_1' (10#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_c_addsub_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_cordic_0_1' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_cordic_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_cordic_0_1' (11#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_cordic_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_mult_gen_0_1' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_mult_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_mult_gen_0_1' (12#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_mult_gen_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_mult_gen_1_1' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_mult_gen_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_mult_gen_1_1' (13#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_mult_gen_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xfft_0_0' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_xfft_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xfft_0_0' (14#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/fft_mag_xfft_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_config_tready' of module 'fft_mag_xfft_0_0' is unconnected for instance 'xfft_0' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:112]
WARNING: [Synth 8-7071] port 'event_frame_started' of module 'fft_mag_xfft_0_0' is unconnected for instance 'xfft_0' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:112]
WARNING: [Synth 8-7071] port 'event_tlast_unexpected' of module 'fft_mag_xfft_0_0' is unconnected for instance 'xfft_0' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:112]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'fft_mag_xfft_0_0' is unconnected for instance 'xfft_0' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:112]
WARNING: [Synth 8-7071] port 'event_data_in_channel_halt' of module 'fft_mag_xfft_0_0' is unconnected for instance 'xfft_0' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:112]
WARNING: [Synth 8-7071] port 'event_data_out_channel_halt' of module 'fft_mag_xfft_0_0' is unconnected for instance 'xfft_0' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:112]
WARNING: [Synth 8-7023] instance 'xfft_0' of module 'fft_mag_xfft_0_0' has 19 connections declared, but only 13 given [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:112]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlconcat_0_0' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconcat_0_0/synth/fft_mag_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 3 - type: integer 
	Parameter IN1_WIDTH bound to: 12 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (15#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlconcat_0_0' (16#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconcat_0_0/synth/fft_mag_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlconstant_0_0' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_0_0/synth/fft_mag_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (17#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlconstant_0_0' (18#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_0_0/synth/fft_mag_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlconstant_1_0' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_1_0/synth/fft_mag_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (18#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlconstant_1_0' (19#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_1_0/synth/fft_mag_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlconstant_2_0' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_2_0/synth/fft_mag_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (19#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlconstant_2_0' (20#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlconstant_2_0/synth/fft_mag_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlslice_0_0' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlslice_0_0/synth/fft_mag_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (21#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlslice_0_0' (22#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlslice_0_0/synth/fft_mag_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fft_mag_xlslice_1_0' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlslice_1_0/synth/fft_mag_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 32 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (22#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag_xlslice_1_0' (23#1) [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xlslice_1_0/synth/fft_mag_xlslice_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'fft_mag' (24#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/synth/fft_mag.v:14]
INFO: [Synth 8-6157] synthesizing module 'bram_fft' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/bram_fft_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_fft' (25#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/realtime/bram_fft_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'plotter' [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/plotter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'plotter' (26#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/plotter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (27#1) [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1013.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xfft_0_0/fft_mag_xfft_0_0/fft_mag_xfft_0_0_in_context.xdc] for cell 'fft_mag_i/xfft_0'
Finished Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_xfft_0_0/fft_mag_xfft_0_0/fft_mag_xfft_0_0_in_context.xdc] for cell 'fft_mag_i/xfft_0'
Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_axis_register_slice_2_1/fft_mag_axis_register_slice_2_1/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'fft_mag_i/axis_register_slice_2'
Finished Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_axis_register_slice_2_1/fft_mag_axis_register_slice_2_1/fft_mag_axis_register_slice_2_0_in_context.xdc] for cell 'fft_mag_i/axis_register_slice_2'
Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_c_addsub_0_1/fft_mag_c_addsub_0_1/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'fft_mag_i/c_addsub_0'
Finished Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_c_addsub_0_1/fft_mag_c_addsub_0_1/fft_mag_c_addsub_0_0_in_context.xdc] for cell 'fft_mag_i/c_addsub_0'
Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_cordic_0_1/fft_mag_cordic_0_1/fft_mag_cordic_0_0_in_context.xdc] for cell 'fft_mag_i/cordic_0'
Finished Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_cordic_0_1/fft_mag_cordic_0_1/fft_mag_cordic_0_0_in_context.xdc] for cell 'fft_mag_i/cordic_0'
Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_mult_gen_0_1/fft_mag_mult_gen_0_1/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_0'
Finished Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_mult_gen_0_1/fft_mag_mult_gen_0_1/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_0'
Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_mult_gen_1_1/fft_mag_mult_gen_1_1/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_1'
Finished Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/bd/fft_mag/ip/fft_mag_mult_gen_1_1/fft_mag_mult_gen_1_1/fft_mag_mult_gen_1_0_in_context.xdc] for cell 'fft_mag_i/mult_gen_1'
Parsing XDC File [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkgen'
WARNING: [Vivado 12-584] No ports matched ''. [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:8]
Finished Parsing XDC File [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkgen'
Parsing XDC File [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/bram_fft/bram_fft/bram_fft_in_context.xdc] for cell 'bram2'
Finished Parsing XDC File [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/bram_fft/bram_fft/bram_fft_in_context.xdc] for cell 'bram2'
Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/ip/bram_frame/bram_frame/bram_frame_in_context.xdc] for cell 'bram1'
Finished Parsing XDC File [c:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/sources_1/ip/bram_frame/bram_frame/bram_frame_in_context.xdc] for cell 'bram1'
Parsing XDC File [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:8]
Finished Parsing XDC File [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1013.480 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram1' at clock pin 'clka' is different from the actual clock period '9.615', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bram2' at clock pin 'clka' is different from the actual clock period '9.615', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  {C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  {C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/.Xil/Vivado-11156-Nich/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 10).
Applied set_property DONT_TOUCH = true for fft_mag_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/axis_register_slice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/c_addsub_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/cordic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/mult_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fft_mag_i/mult_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clkgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bram2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bram1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | hsync_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top         | vsync_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |fft_mag_axis_register_slice_2_1 |         1|
|2     |fft_mag_c_addsub_0_1            |         1|
|3     |fft_mag_cordic_0_1              |         1|
|4     |fft_mag_mult_gen_0_1            |         1|
|5     |fft_mag_mult_gen_1_1            |         1|
|6     |fft_mag_xfft_0_0                |         1|
|7     |clk_wiz_0                       |         1|
|8     |bram_frame                      |         1|
|9     |bram_fft                        |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |bram_fft                      |     1|
|2     |bram_frame                    |     1|
|3     |clk_wiz                       |     1|
|4     |fft_mag_axis_register_slice_2 |     1|
|5     |fft_mag_c_addsub_0            |     1|
|6     |fft_mag_cordic_0              |     1|
|7     |fft_mag_mult_gen_0            |     1|
|8     |fft_mag_mult_gen_1            |     1|
|9     |fft_mag_xfft_0                |     1|
|10    |CARRY4                        |    11|
|11    |LUT1                          |    15|
|12    |LUT2                          |     9|
|13    |LUT3                          |    28|
|14    |LUT4                          |    23|
|15    |LUT5                          |    15|
|16    |LUT6                          |    23|
|17    |SRL16E                        |     2|
|18    |FDRE                          |   154|
|19    |IBUF                          |    16|
|20    |OBUF                          |    16|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.480 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1013.480 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1013.480 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1020.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1026.301 ; gain = 12.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nick Palladino/Documents/GitHub/digital-logic-project/Artix-7-FFT/Artix-7-FFT.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  9 19:25:28 2020...
