Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Oct  1 11:22:29 2025
| Host         : DESKTOP-VAD40IB running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file R:/fpga/fpga-power-test-accel/reports/hello_top_utilization_routed.rpt
| Design       : hello_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------+--------+------------+------------+---------+------+-----+--------+--------+------------+
|  Instance | Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------+--------+------------+------------+---------+------+-----+--------+--------+------------+
| hello_top |  (top) |          2 |          2 |       0 |    0 |  26 |      0 |      0 |          0 |
+-----------+--------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


