// Seed: 3319854549
module module_0 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2
);
  logic id_3, id_4;
  type_9(
      1, 1 == 1 | id_3
  );
  assign id_4 = id_3;
endmodule
