# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd" \
"../../../../pb_logique_seq.srcs/sim_1/imports/pb_logique_seq-vivado2021-h2025/M6_tb.vhd" \

# Do not sort compile order
nosort
