# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do VectorProcessor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/PC_Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:02 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/PC_Register.sv 
# -- Compiling module PC_Register
# 
# Top level modules:
# 	PC_Register
# End time: 09:40:02 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:02 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv 
# -- Compiling module Fetch_Adder
# 
# Top level modules:
# 	Fetch_Adder
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv 
# -- Compiling module VectorProcessor_tb
# 
# Top level modules:
# 	VectorProcessor_tb
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MUX_WB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MUX_WB.sv 
# -- Compiling module MUX_WB
# 
# Top level modules:
# 	MUX_WB
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv 
# -- Compiling module ADDER_VV
# 
# Top level modules:
# 	ADDER_VV
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv 
# -- Compiling module ALU_VE
# 
# Top level modules:
# 	ALU_VE
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/MUX_ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/MUX_ALU.sv 
# -- Compiling module MUX_ALU
# 
# Top level modules:
# 	MUX_ALU
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALU_Control.sv 
# -- Compiling module ALU_Control
# 
# Top level modules:
# 	ALU_Control
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv 
# -- Compiling module MEM_WB
# 
# Top level modules:
# 	MEM_WB
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/IF_ID.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/IF_ID.sv 
# -- Compiling module IF_ID
# 
# Top level modules:
# 	IF_ID
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/ID_EX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/ID_EX.sv 
# -- Compiling module ID_EX
# 
# Top level modules:
# 	ID_EX
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/EX_MEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/EX_MEM.sv 
# -- Compiling module EX_MEM
# 
# Top level modules:
# 	EX_MEM
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/extendZero.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/extendZero.sv 
# -- Compiling module extendZero
# 
# Top level modules:
# 	extendZero
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 09:40:03 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:03 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv 
# -- Compiling module WB_Stage
# 
# Top level modules:
# 	WB_Stage
# End time: 09:40:04 on Jun 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:04 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv 
# -- Compiling module MEM_Stage
# 
# Top level modules:
# 	MEM_Stage
# End time: 09:40:04 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:04 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv 
# -- Compiling module Fetch_Stage
# 
# Top level modules:
# 	Fetch_Stage
# End time: 09:40:04 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:04 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv 
# -- Compiling module EXEC_Stage
# 
# Top level modules:
# 	EXEC_Stage
# End time: 09:40:04 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:04 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv 
# -- Compiling module Decode_Stage
# 
# Top level modules:
# 	Decode_Stage
# End time: 09:40:04 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:04 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv 
# -- Compiling module VectorProcessor
# 
# Top level modules:
# 	VectorProcessor
# End time: 09:40:04 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MUX_MEM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:04 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MUX_MEM.sv 
# -- Compiling module MUX_MEM
# 
# Top level modules:
# 	MUX_MEM
# End time: 09:40:04 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:04 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv 
# -- Compiling module Instr_Mem
# 
# Top level modules:
# 	Instr_Mem
# End time: 09:40:04 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:04 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv 
# -- Compiling module File_Register
# 
# Top level modules:
# 	File_Register
# End time: 09:40:04 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor {C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Data_Mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:40:04 on Jun 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor" C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Data_Mem.sv 
# -- Compiling module Data_Mem
# 
# Top level modules:
# 	Data_Mem
# End time: 09:40:04 on Jun 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.VectorProcessor_tb
# vsim work.VectorProcessor_tb 
# Start time: 09:40:45 on Jun 02,2021
# Loading sv_std.std
# Loading work.VectorProcessor_tb
# Loading work.VectorProcessor
# Loading work.Fetch_Stage
# Loading work.PC_Register
# Loading work.Fetch_Adder
# Loading work.Instr_Mem
# Loading work.IF_ID
# Loading work.Decode_Stage
# Loading work.Control_Unit
# Loading work.extendZero
# Loading work.File_Register
# Loading work.ID_EX
# Loading work.EXEC_Stage
# Loading work.ALU_Control
# Loading work.MUX_ALU
# Loading work.ALU
# Loading work.ALU_VE
# Loading work.ADDER_VV
# Loading work.EX_MEM
# Loading work.MEM_Stage
# Loading work.MUX_MEM
# Loading work.Data_Mem
# Loading work.MEM_WB
# Loading work.WB_Stage
# Loading work.MUX_WB
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv(12): [PCDPC] - Port size (20) does not match connection size (32) for port 'A'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/fs/fAdder File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv(32): [PCDPC] - Port size (21) does not match connection size (32) for port 'wd3e'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/decS/regBank File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Decode_Stage.sv(32): [PCDPC] - Port size (192) does not match connection size (32) for port 'wd3v'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/decS/regBank File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv(41): [PCDPC] - Port size (1) does not match connection size (3) for port 'flag'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/execS/aluE File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv(41): [PCDPC] - Port size (3) does not match connection size (1) for port 'funct'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/execS/aluE File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv(42): [PCDPC] - Port size (192) does not match connection size (21) for port 'op1'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/execS/aluve File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv(42): [PCDPC] - Port size (1) does not match connection size (3) for port 'flag'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/execS/aluve File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv(42): [PCDPC] - Port size (3) does not match connection size (1) for port 'funct'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/execS/aluve File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ALU_VE.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv(43): [PCDPC] - Port size (1) does not match connection size (3) for port 'flag'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/execS/addVV File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv(43): [PCDPC] - Port size (3) does not match connection size (1) for port 'funct'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/execS/addVV File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/ALUe/ADDER_VV.sv
# ** Warning: (vsim-3839) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv(79): Variable '/VectorProcessor_tb/DUT/destType_out_idex', driven via a port connection, is multiply driven. See C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv(75).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/pipeExecMem File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/EX_MEM.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv(83): [PCDPC] - Port size (4) does not match connection size (5) for port 'mem'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/memS File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/MEM_Stage.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv(85): [PCDPC] - Port size (3) does not match connection size (4) for port 'dest'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/pipeMemwb File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv(85): [PCDPC] - Port size (192) does not match connection size (21) for port 'muxMem_out'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/pipeMemwb File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv(85): [PCDPC] - Port size (21) does not match connection size (1) for port 'resALUe_out'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/pipeMemwb File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Pipes/MEM_WB.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv(88): [PCDPC] - Port size (4) does not match connection size (3) for port 'dest'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/wbS File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv(88): [PCDPC] - Port size (21) does not match connection size (1) for port 'regE'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/wbS File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv(88): [PCDPC] - Port size (192) does not match connection size (21) for port 'regV'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/wbS File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv(23): [PCDPC] - Port size (3) does not match connection size (4) for port 'A1'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/wbS/regBank File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv(23): [PCDPC] - Port size (3) does not match connection size (4) for port 'A2'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/wbS/regBank File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv(23): [PCDPC] - Port size (3) does not match connection size (4) for port 'A3'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/wbS/regBank File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv
# ** Warning: (vsim-3015) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/WB_Stage.sv(23): [PCDPC] - Port size (3) does not match connection size (2) for port 'regType'. The port definition is at: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/wbS/regBank File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/File_Register.sv
# ** Warning: (vsim-3839) C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv(35): Variable '/VectorProcessor_tb/DUT/execS/operAlu', driven via a port connection, is multiply driven. See C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv(29).
#    Time: 0 ps  Iteration: 0  Instance: /VectorProcessor_tb/DUT/execS File: C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/EXEC_Stage.sv
add wave -position end  sim:/VectorProcessor_tb/clk
add wave -position end  sim:/VectorProcessor_tb/pc
add wave -position end  sim:/VectorProcessor_tb/wbEscalar
add wave -position end  sim:/VectorProcessor_tb/wbVector
run
# End time: 09:41:24 on Jun 02,2021, Elapsed time: 0:00:39
# Errors: 0, Warnings: 23
