{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09942,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09982,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000581671,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00190067,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000676782,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00190067,
	"finish__design__instance__count__class:buffer": 7,
	"finish__design__instance__area__class:buffer": 9.576,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 33,
	"finish__design__instance__area__class:timing_repair_buffer": 26.334,
	"finish__design__instance__count__class:inverter": 3,
	"finish__design__instance__area__class:inverter": 1.862,
	"finish__design__instance__count__class:sequential_cell": 17,
	"finish__design__instance__area__class:sequential_cell": 76.874,
	"finish__design__instance__count__class:multi_input_combinational_cell": 66,
	"finish__design__instance__area__class:multi_input_combinational_cell": 89.908,
	"finish__design__instance__count": 130,
	"finish__design__instance__area": 209.342,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.573891,
	"finish__clock__skew__setup": 0.000593858,
	"finish__clock__skew__hold": 0.000593858,
	"finish__timing__drv__max_slew_limit": 0.707269,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.803344,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00017497,
	"finish__power__switching__total": 6.45019e-05,
	"finish__power__leakage__total": 4.40792e-06,
	"finish__power__total": 0.00024388,
	"finish__design__io": 37,
	"finish__design__die__area": 1954.97,
	"finish__design__core__area": 1704.79,
	"finish__design__instance__count": 188,
	"finish__design__instance__area": 224.77,
	"finish__design__instance__count__stdcell": 188,
	"finish__design__instance__area__stdcell": 224.77,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.131846,
	"finish__design__instance__utilization__stdcell": 0.131846,
	"finish__design__rows": 29,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 29,
	"finish__design__sites": 6409,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 6409,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}