<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='usb_fpga_2_13.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: usb_fpga_2_13
    <br/>
    Created: Apr 10, 2014
    <br/>
    Updated: Jul 31, 2014
    <br/>
    SVN Updated: Apr 11, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Prototype board
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Description ">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description ">
     USB-FPGA Module 2.13 is an Artix 7 FPGA Board with USB 2.0 controller, 256 MB DDR3 SDRAM, Flash, many GPIO's and on-board voltage regulators. It's available in 4 variants with different FPGA types: XC7A35T, XC7A50T, XC7A75T and XC7A100T
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     <ul>
      <li>
       Four Xilinx Artix 7 FPGA variants: XC7A35T, XC7A50T, XC7A75T and XC7A100T
      </li>
      <li>
       USB 2.0 interface using Cypress CY7C68013A EZ-USB FX2 Microcontroller (100 pin version)
      </li>
      <li>
       Four Xilinx Artix 7 FPGA variants: XC7A35T, XC7A50T, XC7A75T and XC7A100T
      </li>
      <li>
       External I/O connector (consisting in two female 2x32 pin headers with 2.54mm grid) provides:
       <ul>
        <li>
         100 General Purpose I/O's (GPIO) connected to FPGA
        </li>
        <li>
         JTAG signals
        </li>
        <li>
         Reset signal
        </li>
        <li>
         External power (4.5 V .. 16 V) input
        </li>
        <li>
         3.3V output
        </li>
        <li>
         I/O voltage output or input
        </li>
       </ul>
      </li>
      <li>
       256 MByte DDR3 SDRAM:
       <ul>
        <li>
         Up to 400 MHz clock frequency
        </li>
        <li>
         16 Bit bus width
        </li>
        <li>
         Up to 1600 MByte/s data rate
        </li>
        <li>
         Usable with the Xilinx Memory Interface Generator (MIG), examples are included in the SDK
        </li>
       </ul>
      </li>
      <li>
       128 MBit on-board Flash memory
       <ul>
        <li>
         Allows Bitstream loading from Flash to FPGA (up to 16.5 MByte/s)
        </li>
        <li>
         Accessible from EZ-USB FX2 and from FPGA
        </li>
       </ul>
      </li>
      <li>
       128 Kbit EEPROM memory (e.g. used to store the EZ-USB firmware)
      </li>
      <li>
       2 Kbit MAC-EEPROM: contains a unique non erasable MAC-address and is used to store firmware settings
      </li>
      <li>
       Fast FPGA configuration via USB using CPLD: up to 24 MByte/s
      </li>
      <li>
       On-Board power supply:
       <ul>
        <li>
         3.3 V: 2000 mA
        </li>
        <li>
         1.8 V: 1000 mA
        </li>
        <li>
         1.5 V: 2000 mA
        </li>
        <li>
         1.0 V; 4000 mA
        </li>
       </ul>
      </li>
      <li>
       XC7A50T, XC7A75T and XC7A100T variants only: Heat sink for high performance / high speed applications included
      </li>
      <li>
       Optional:
       <ul>
        <li>
         Battery to store a key for bitstream encryption
        </li>
        <li>
         On-board JTAG connector
        </li>
       </ul>
      </li>
     </ul>
    </p>
   </div>
   <div id="d_Block Diagram">
    <h2>
     
     
     Block Diagram
    </h2>
    <p id="p_Block Diagram">
     <img src="//www.ztex.de/imgs/usb-fpga-2.13.png" alt="Block diagram of the ZTEX USB-FPGA Module 2.13 with Artix 7 XC7A35T to XC7100T FPGA, 256 MB DDR3 SDRAM and USB 2.0" height="528" width="801"/>
    </p>
   </div>
   <div id="d_Images">
    <h2>
     
     
     Images
    </h2>
    <p id="p_Images">
     Click on the images for larger versions.
    </p>
    <p>
     <table border="0" cellspacing="1" cellpadding="15">
      <tr>
       <td>
        
         <img src="//www.ztex.de/imgs/usb-fpga-2.13-800.jpg" width="800" height="461" alt="Top side of the ZTEX USB-FPGA Module 2.13d with Artix 7 XC7A100T FPGA, 256 MB DDR3 SDRAM and USB 2.0"/>
        
        <p>
         Top side of USB-FPGA Module 2.13d with Artix 7 XC7A100T FPGA, 256 MB DDR3 SDRAM and USB 2.0 interface.
        </p>
       </td>
      </tr>
      <tr>
       <td>
        
         <img src="//www.ztex.de/imgs/usb-fpga-2.13-hs-800.jpg" width="800" height="462" alt="ZTEX USB-FPGA Module 2.13 with heatsink"/>
        
        <p>
         USB-FPGA Module 2.13 with heat sink as delivered with XC7A50T to XC7A100T variants.
        </p>
       </td>
      </tr>
     </table>
    </p>
   </div>
   <div id="d_References">
    <h2>
     
     
     References
    </h2>
    <p id="p_References">
     <ul>
      <li>
       
        USB-FPGA Module 2.13 product page
       
      </li>
      <li>
       
        Overview of Series 2 FPGA Boards
       
      </li>
      <li>
       
        ZTEX Wiki
       
      </li>
      <li>
       
        Schematics (PDF)
       
      </li>
     </ul>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
