-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
-- Version: 2021.2.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ldpcDec is
port (
    ap_local_block : OUT STD_LOGIC;
    ap_local_deadlock : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    llr_ch_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    llr_ch_ce0 : OUT STD_LOGIC;
    llr_ch_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    llr_src_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    llr_src_ce0 : OUT STD_LOGIC;
    llr_src_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of ldpcDec is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ldpcDec_ldpcDec,hls_ip_2021_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2L-e,HLS_INPUT_CLOCK=12.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.880750,HLS_SYN_LAT=6021022,HLS_SYN_TPT=none,HLS_SYN_MEM=32,HLS_SYN_DSP=0,HLS_SYN_FF=26545,HLS_SYN_LUT=41320,HLS_VERSION=2021_2_1}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv13_1900 : STD_LOGIC_VECTOR (12 downto 0) := "1100100000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv8_A0 : STD_LOGIC_VECTOR (7 downto 0) := "10100000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv13_1F40 : STD_LOGIC_VECTOR (12 downto 0) := "1111101000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sel_src_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sel_src_V_ce0 : STD_LOGIC;
    signal sel_src_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_src_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sel_src_V_ce1 : STD_LOGIC;
    signal sel_src_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_ch_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal sel_ch_V_ce0 : STD_LOGIC;
    signal sel_ch_V_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sel_ch_V_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sel_ch_V_ce1 : STD_LOGIC;
    signal sel_ch_V_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln6_fu_472_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln6_reg_865 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln6_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln6_1_fu_480_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln6_1_reg_871 : STD_LOGIC_VECTOR (5 downto 0);
    signal sel_src_V_load_reg_913 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sel_src_V_load_1_reg_918 : STD_LOGIC_VECTOR (7 downto 0);
    signal llr_src_load_reg_923 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln26_fu_672_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln26_reg_931 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln26_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_1_fu_680_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln26_1_reg_937 : STD_LOGIC_VECTOR (5 downto 0);
    signal sel_ch_V_load_reg_965 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal sel_ch_V_load_1_reg_970 : STD_LOGIC_VECTOR (6 downto 0);
    signal llr_ch_load_reg_975 : STD_LOGIC_VECTOR (5 downto 0);
    signal minfo_src_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal minfo_src_V_ce0 : STD_LOGIC;
    signal minfo_src_V_we0 : STD_LOGIC;
    signal minfo_src_V_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal minfo_src_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal minfo_src_V_ce1 : STD_LOGIC;
    signal minfo_src_V_we1 : STD_LOGIC;
    signal minfo_src_V_q1 : STD_LOGIC_VECTOR (5 downto 0);
    signal minfo_ch_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal minfo_ch_V_ce0 : STD_LOGIC;
    signal minfo_ch_V_we0 : STD_LOGIC;
    signal minfo_ch_V_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal minfo_ch_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal minfo_ch_V_ce1 : STD_LOGIC;
    signal minfo_ch_V_we1 : STD_LOGIC;
    signal minfo_ch_V_q1 : STD_LOGIC_VECTOR (5 downto 0);
    signal blockllr_src_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal blockllr_src_V_ce0 : STD_LOGIC;
    signal blockllr_src_V_we0 : STD_LOGIC;
    signal blockllr_src_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal blockllr_ch_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal blockllr_ch_V_ce0 : STD_LOGIC;
    signal blockllr_ch_V_we0 : STD_LOGIC;
    signal blockllr_ch_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal llr_ch_2_src_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal llr_ch_2_src_V_ce0 : STD_LOGIC;
    signal llr_ch_2_src_V_we0 : STD_LOGIC;
    signal llr_ch_2_src_V_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal llr_ch_2_src_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal llr_src_2_ch_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal llr_src_2_ch_V_ce0 : STD_LOGIC;
    signal llr_src_2_ch_V_we0 : STD_LOGIC;
    signal llr_src_2_ch_V_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal llr_src_2_ch_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal blockdout_src_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal blockdout_src_ce0 : STD_LOGIC;
    signal blockdout_src_we0 : STD_LOGIC;
    signal blockdout_src_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_done : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_idle : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_ready : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_ce0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_we0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_done : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_idle : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_ready : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_ce0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_we0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_done : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_idle : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_ready : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_ce0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_ce0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_we0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_done : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_idle : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_ready : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_ce0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_we0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_updateChMinfo_fu_346_ap_start : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_ap_done : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_ap_idle : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_ap_ready : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_minfo_ch_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_updateChMinfo_fu_346_minfo_ch_ce0 : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_minfo_ch_we0 : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_minfo_ch_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_updateChMinfo_fu_346_minfo_ch_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_updateChMinfo_fu_346_minfo_ch_ce1 : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_minfo_ch_we1 : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_minfo_ch_d1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_updateChMinfo_fu_346_blockllr_ch_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_updateChMinfo_fu_346_blockllr_ch_ce0 : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_llr_src_2_ch_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_updateChMinfo_fu_346_llr_src_2_ch_ce0 : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_llr_ch_2_src_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_updateChMinfo_fu_346_llr_ch_2_src_ce0 : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_llr_ch_2_src_we0 : STD_LOGIC;
    signal grp_updateChMinfo_fu_346_llr_ch_2_src_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_idle : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_ready : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_ce0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_ce0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_we0 : STD_LOGIC;
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_updateSrcMinfo_fu_375_ap_start : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_ap_done : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_ap_idle : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_ap_ready : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_minfo_src_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_updateSrcMinfo_fu_375_minfo_src_ce0 : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_minfo_src_we0 : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_minfo_src_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_updateSrcMinfo_fu_375_minfo_src_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_updateSrcMinfo_fu_375_minfo_src_ce1 : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_minfo_src_we1 : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_minfo_src_d1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_updateSrcMinfo_fu_375_blockllr_src_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_updateSrcMinfo_fu_375_blockllr_src_ce0 : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_llr_src_2_ch_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_updateSrcMinfo_fu_375_llr_src_2_ch_ce0 : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_llr_src_2_ch_we0 : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_llr_src_2_ch_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_updateSrcMinfo_fu_375_llr_ch_2_src_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_updateSrcMinfo_fu_375_llr_ch_2_src_ce0 : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_blockdout_src_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_updateSrcMinfo_fu_375_blockdout_src_ce0 : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_blockdout_src_we0 : STD_LOGIC;
    signal grp_updateSrcMinfo_fu_375_blockdout_src_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_updateChMinfo_fu_346_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln316_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_updateSrcMinfo_fu_375_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal select_ln6_2_fu_514_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln6_3_fu_523_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_fu_552_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln10_2_fu_626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln26_2_fu_714_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln26_3_fu_723_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln34_fu_752_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln30_2_fu_816_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_152 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln7_fu_557_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_fu_156 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_fu_160 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln6_fu_457_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal j_1_fu_192 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln27_fu_757_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_5_fu_196 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten11_fu_200 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln26_fu_657_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal iter_num_fu_204 : STD_LOGIC_VECTOR (3 downto 0);
    signal iter_num_2_fu_830_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next137_fu_441_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln7_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvars_iv_next137_mid1_fu_504_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvars_iv_next137_cast_fu_447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln6_fu_437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvars_iv_next137_cast_mid1_fu_510_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_shl1_mid2_fu_496_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln7_fu_532_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln9_1_fu_536_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln9_fu_542_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl_mid2_fu_488_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln9_fu_546_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_600_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl_cast_fu_593_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln10_fu_607_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln10_fu_611_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln10_1_fu_617_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln10_fu_620_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvars_iv_next123_fu_641_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln27_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvars_iv_next123_mid1_fu_704_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvars_iv_next123_cast_fu_647_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_fu_637_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvars_iv_next123_cast_mid1_fu_710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_shl3_mid2_fu_696_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln27_fu_732_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln29_1_fu_736_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln29_fu_742_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl2_mid2_fu_688_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln29_fu_746_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_fu_790_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl2_cast_fu_783_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln30_fu_797_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln30_fu_801_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln30_1_fu_807_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln30_fu_810_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_19_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        llr_src_2_ch_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        llr_src_2_ch_V_ce0 : OUT STD_LOGIC;
        llr_src_2_ch_V_we0 : OUT STD_LOGIC;
        llr_src_2_ch_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_11_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln7_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        minfo_src_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        minfo_src_V_ce0 : OUT STD_LOGIC;
        minfo_src_V_we0 : OUT STD_LOGIC;
        minfo_src_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        select_ln6_3 : IN STD_LOGIC_VECTOR (7 downto 0);
        select_ln6_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        llr_src_load : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_39_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        llr_ch_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        llr_ch_ce0 : OUT STD_LOGIC;
        llr_ch_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        llr_ch_2_src_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        llr_ch_2_src_V_ce0 : OUT STD_LOGIC;
        llr_ch_2_src_V_we0 : OUT STD_LOGIC;
        llr_ch_2_src_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_31_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln27_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        minfo_ch_V_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        minfo_ch_V_ce0 : OUT STD_LOGIC;
        minfo_ch_V_we0 : OUT STD_LOGIC;
        minfo_ch_V_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        select_ln26_3 : IN STD_LOGIC_VECTOR (6 downto 0);
        select_ln26_4 : IN STD_LOGIC_VECTOR (6 downto 0);
        llr_ch_load_1 : IN STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ldpcDec_updateChMinfo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        minfo_ch_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        minfo_ch_ce0 : OUT STD_LOGIC;
        minfo_ch_we0 : OUT STD_LOGIC;
        minfo_ch_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        minfo_ch_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        minfo_ch_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        minfo_ch_ce1 : OUT STD_LOGIC;
        minfo_ch_we1 : OUT STD_LOGIC;
        minfo_ch_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        minfo_ch_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
        blockllr_ch_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        blockllr_ch_ce0 : OUT STD_LOGIC;
        blockllr_ch_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        llr_src_2_ch_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        llr_src_2_ch_ce0 : OUT STD_LOGIC;
        llr_src_2_ch_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        llr_ch_2_src_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        llr_ch_2_src_ce0 : OUT STD_LOGIC;
        llr_ch_2_src_we0 : OUT STD_LOGIC;
        llr_ch_2_src_d0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        blockdout_src_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        blockdout_src_ce0 : OUT STD_LOGIC;
        blockdout_src_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ldpcDec_updateSrcMinfo IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        minfo_src_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        minfo_src_ce0 : OUT STD_LOGIC;
        minfo_src_we0 : OUT STD_LOGIC;
        minfo_src_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        minfo_src_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        minfo_src_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        minfo_src_ce1 : OUT STD_LOGIC;
        minfo_src_we1 : OUT STD_LOGIC;
        minfo_src_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        minfo_src_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
        blockllr_src_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        blockllr_src_ce0 : OUT STD_LOGIC;
        blockllr_src_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        llr_src_2_ch_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        llr_src_2_ch_ce0 : OUT STD_LOGIC;
        llr_src_2_ch_we0 : OUT STD_LOGIC;
        llr_src_2_ch_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        llr_ch_2_src_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        llr_ch_2_src_ce0 : OUT STD_LOGIC;
        llr_ch_2_src_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
        blockdout_src_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        blockdout_src_ce0 : OUT STD_LOGIC;
        blockdout_src_we0 : OUT STD_LOGIC;
        blockdout_src_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ldpcDec_sel_src_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component ldpcDec_sel_ch_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component ldpcDec_minfo_src_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        address1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (5 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ldpcDec_minfo_ch_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        address1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (5 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ldpcDec_blockllr_src_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ldpcDec_blockllr_ch_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ldpcDec_llr_ch_2_src_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component ldpcDec_blockdout_src_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    sel_src_V_U : component ldpcDec_sel_src_V_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 40,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sel_src_V_address0,
        ce0 => sel_src_V_ce0,
        q0 => sel_src_V_q0,
        address1 => sel_src_V_address1,
        ce1 => sel_src_V_ce1,
        q1 => sel_src_V_q1);

    sel_ch_V_U : component ldpcDec_sel_ch_V_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sel_ch_V_address0,
        ce0 => sel_ch_V_ce0,
        q0 => sel_ch_V_q0,
        address1 => sel_ch_V_address1,
        ce1 => sel_ch_V_ce1,
        q1 => sel_ch_V_q1);

    minfo_src_V_U : component ldpcDec_minfo_src_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 273600,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => minfo_src_V_address0,
        ce0 => minfo_src_V_ce0,
        we0 => minfo_src_V_we0,
        d0 => minfo_src_V_d0,
        q0 => minfo_src_V_q0,
        address1 => grp_updateSrcMinfo_fu_375_minfo_src_address1,
        ce1 => minfo_src_V_ce1,
        we1 => minfo_src_V_we1,
        d1 => grp_updateSrcMinfo_fu_375_minfo_src_d1,
        q1 => minfo_src_V_q1);

    minfo_ch_V_U : component ldpcDec_minfo_ch_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 122880,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => minfo_ch_V_address0,
        ce0 => minfo_ch_V_ce0,
        we0 => minfo_ch_V_we0,
        d0 => minfo_ch_V_d0,
        q0 => minfo_ch_V_q0,
        address1 => grp_updateChMinfo_fu_346_minfo_ch_address1,
        ce1 => minfo_ch_V_ce1,
        we1 => minfo_ch_V_we1,
        d1 => grp_updateChMinfo_fu_346_minfo_ch_d1,
        q1 => minfo_ch_V_q1);

    blockllr_src_V_U : component ldpcDec_blockllr_src_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 38400,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blockllr_src_V_address0,
        ce0 => blockllr_src_V_ce0,
        we0 => blockllr_src_V_we0,
        d0 => llr_src_q0,
        q0 => blockllr_src_V_q0);

    blockllr_ch_V_U : component ldpcDec_blockllr_ch_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 48000,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blockllr_ch_V_address0,
        ce0 => blockllr_ch_V_ce0,
        we0 => blockllr_ch_V_we0,
        d0 => llr_ch_q0,
        q0 => blockllr_ch_V_q0);

    llr_ch_2_src_V_U : component ldpcDec_llr_ch_2_src_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 3200,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => llr_ch_2_src_V_address0,
        ce0 => llr_ch_2_src_V_ce0,
        we0 => llr_ch_2_src_V_we0,
        d0 => llr_ch_2_src_V_d0,
        q0 => llr_ch_2_src_V_q0);

    llr_src_2_ch_V_U : component ldpcDec_llr_ch_2_src_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 6,
        AddressRange => 3200,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => llr_src_2_ch_V_address0,
        ce0 => llr_src_2_ch_V_ce0,
        we0 => llr_src_2_ch_V_we0,
        d0 => llr_src_2_ch_V_d0,
        q0 => llr_src_2_ch_V_q0);

    blockdout_src_U : component ldpcDec_blockdout_src_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 38400,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blockdout_src_address0,
        ce0 => blockdout_src_ce0,
        we0 => blockdout_src_we0,
        d0 => grp_updateSrcMinfo_fu_375_blockdout_src_d0,
        q0 => blockdout_src_q0);

    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310 : component ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_19_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start,
        ap_done => grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_done,
        ap_idle => grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_idle,
        ap_ready => grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_ready,
        llr_src_2_ch_V_address0 => grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_address0,
        llr_src_2_ch_V_ce0 => grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_ce0,
        llr_src_2_ch_V_we0 => grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_we0,
        llr_src_2_ch_V_d0 => grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_d0);

    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315 : component ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_11_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start,
        ap_done => grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_done,
        ap_idle => grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_idle,
        ap_ready => grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_ready,
        zext_ln7_1 => select_ln6_reg_865,
        minfo_src_V_address0 => grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_address0,
        minfo_src_V_ce0 => grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_ce0,
        minfo_src_V_we0 => grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_we0,
        minfo_src_V_d0 => grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_d0,
        select_ln6_3 => sel_src_V_load_reg_913,
        select_ln6_4 => sel_src_V_load_1_reg_918,
        llr_src_load => llr_src_load_reg_923);

    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327 : component ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_39_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start,
        ap_done => grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_done,
        ap_idle => grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_idle,
        ap_ready => grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_ready,
        llr_ch_address0 => grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_address0,
        llr_ch_ce0 => grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_ce0,
        llr_ch_q0 => llr_ch_q0,
        llr_ch_2_src_V_address0 => grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_address0,
        llr_ch_2_src_V_ce0 => grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_ce0,
        llr_ch_2_src_V_we0 => grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_we0,
        llr_ch_2_src_V_d0 => grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_d0);

    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334 : component ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_31_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start,
        ap_done => grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_done,
        ap_idle => grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_idle,
        ap_ready => grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_ready,
        zext_ln27_1 => select_ln26_reg_931,
        minfo_ch_V_address0 => grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_address0,
        minfo_ch_V_ce0 => grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_ce0,
        minfo_ch_V_we0 => grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_we0,
        minfo_ch_V_d0 => grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_d0,
        select_ln26_3 => sel_ch_V_load_reg_965,
        select_ln26_4 => sel_ch_V_load_1_reg_970,
        llr_ch_load_1 => llr_ch_load_reg_975);

    grp_updateChMinfo_fu_346 : component ldpcDec_updateChMinfo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_updateChMinfo_fu_346_ap_start,
        ap_done => grp_updateChMinfo_fu_346_ap_done,
        ap_idle => grp_updateChMinfo_fu_346_ap_idle,
        ap_ready => grp_updateChMinfo_fu_346_ap_ready,
        minfo_ch_address0 => grp_updateChMinfo_fu_346_minfo_ch_address0,
        minfo_ch_ce0 => grp_updateChMinfo_fu_346_minfo_ch_ce0,
        minfo_ch_we0 => grp_updateChMinfo_fu_346_minfo_ch_we0,
        minfo_ch_d0 => grp_updateChMinfo_fu_346_minfo_ch_d0,
        minfo_ch_q0 => minfo_ch_V_q0,
        minfo_ch_address1 => grp_updateChMinfo_fu_346_minfo_ch_address1,
        minfo_ch_ce1 => grp_updateChMinfo_fu_346_minfo_ch_ce1,
        minfo_ch_we1 => grp_updateChMinfo_fu_346_minfo_ch_we1,
        minfo_ch_d1 => grp_updateChMinfo_fu_346_minfo_ch_d1,
        minfo_ch_q1 => minfo_ch_V_q1,
        blockllr_ch_address0 => grp_updateChMinfo_fu_346_blockllr_ch_address0,
        blockllr_ch_ce0 => grp_updateChMinfo_fu_346_blockllr_ch_ce0,
        blockllr_ch_q0 => blockllr_ch_V_q0,
        llr_src_2_ch_address0 => grp_updateChMinfo_fu_346_llr_src_2_ch_address0,
        llr_src_2_ch_ce0 => grp_updateChMinfo_fu_346_llr_src_2_ch_ce0,
        llr_src_2_ch_q0 => llr_src_2_ch_V_q0,
        llr_ch_2_src_address0 => grp_updateChMinfo_fu_346_llr_ch_2_src_address0,
        llr_ch_2_src_ce0 => grp_updateChMinfo_fu_346_llr_ch_2_src_ce0,
        llr_ch_2_src_we0 => grp_updateChMinfo_fu_346_llr_ch_2_src_we0,
        llr_ch_2_src_d0 => grp_updateChMinfo_fu_346_llr_ch_2_src_d0);

    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368 : component ldpcDec_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start,
        ap_done => grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done,
        ap_idle => grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_idle,
        ap_ready => grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_ready,
        blockdout_src_address0 => grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_address0,
        blockdout_src_ce0 => grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_ce0,
        blockdout_src_q0 => blockdout_src_q0,
        output_r_address0 => grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_address0,
        output_r_ce0 => grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_ce0,
        output_r_we0 => grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_we0,
        output_r_d0 => grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_d0);

    grp_updateSrcMinfo_fu_375 : component ldpcDec_updateSrcMinfo
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_updateSrcMinfo_fu_375_ap_start,
        ap_done => grp_updateSrcMinfo_fu_375_ap_done,
        ap_idle => grp_updateSrcMinfo_fu_375_ap_idle,
        ap_ready => grp_updateSrcMinfo_fu_375_ap_ready,
        minfo_src_address0 => grp_updateSrcMinfo_fu_375_minfo_src_address0,
        minfo_src_ce0 => grp_updateSrcMinfo_fu_375_minfo_src_ce0,
        minfo_src_we0 => grp_updateSrcMinfo_fu_375_minfo_src_we0,
        minfo_src_d0 => grp_updateSrcMinfo_fu_375_minfo_src_d0,
        minfo_src_q0 => minfo_src_V_q0,
        minfo_src_address1 => grp_updateSrcMinfo_fu_375_minfo_src_address1,
        minfo_src_ce1 => grp_updateSrcMinfo_fu_375_minfo_src_ce1,
        minfo_src_we1 => grp_updateSrcMinfo_fu_375_minfo_src_we1,
        minfo_src_d1 => grp_updateSrcMinfo_fu_375_minfo_src_d1,
        minfo_src_q1 => minfo_src_V_q1,
        blockllr_src_address0 => grp_updateSrcMinfo_fu_375_blockllr_src_address0,
        blockllr_src_ce0 => grp_updateSrcMinfo_fu_375_blockllr_src_ce0,
        blockllr_src_q0 => blockllr_src_V_q0,
        llr_src_2_ch_address0 => grp_updateSrcMinfo_fu_375_llr_src_2_ch_address0,
        llr_src_2_ch_ce0 => grp_updateSrcMinfo_fu_375_llr_src_2_ch_ce0,
        llr_src_2_ch_we0 => grp_updateSrcMinfo_fu_375_llr_src_2_ch_we0,
        llr_src_2_ch_d0 => grp_updateSrcMinfo_fu_375_llr_src_2_ch_d0,
        llr_ch_2_src_address0 => grp_updateSrcMinfo_fu_375_llr_ch_2_src_address0,
        llr_ch_2_src_ce0 => grp_updateSrcMinfo_fu_375_llr_ch_2_src_ce0,
        llr_ch_2_src_q0 => llr_ch_2_src_V_q0,
        blockdout_src_address0 => grp_updateSrcMinfo_fu_375_blockdout_src_address0,
        blockdout_src_ce0 => grp_updateSrcMinfo_fu_375_blockdout_src_ce0,
        blockdout_src_we0 => grp_updateSrcMinfo_fu_375_blockdout_src_we0,
        blockdout_src_d0 => grp_updateSrcMinfo_fu_375_blockdout_src_d0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_ready = ap_const_logic_1)) then 
                    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln6_fu_451_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_ready = ap_const_logic_1)) then 
                    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_ready = ap_const_logic_1)) then 
                    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln316_fu_824_p2 = ap_const_lv1_1))) then 
                    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_ready = ap_const_logic_1)) then 
                    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln26_fu_651_p2 = ap_const_lv1_1))) then 
                    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_ready = ap_const_logic_1)) then 
                    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_updateChMinfo_fu_346_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_updateChMinfo_fu_346_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln316_fu_824_p2 = ap_const_lv1_0))) then 
                    grp_updateChMinfo_fu_346_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_updateChMinfo_fu_346_ap_ready = ap_const_logic_1)) then 
                    grp_updateChMinfo_fu_346_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_updateSrcMinfo_fu_375_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_updateSrcMinfo_fu_375_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_updateSrcMinfo_fu_375_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_updateSrcMinfo_fu_375_ap_ready = ap_const_logic_1)) then 
                    grp_updateSrcMinfo_fu_375_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_5_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln6_fu_451_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_5_fu_196 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln26_fu_651_p2 = ap_const_lv1_0))) then 
                i_5_fu_196 <= select_ln26_1_fu_680_p3;
            end if; 
        end if;
    end process;

    i_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_156 <= ap_const_lv6_0;
            elsif (((icmp_ln6_fu_451_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_fu_156 <= select_ln6_1_fu_480_p3;
            end if; 
        end if;
    end process;

    indvar_flatten11_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln6_fu_451_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten11_fu_200 <= ap_const_lv13_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln26_fu_651_p2 = ap_const_lv1_0))) then 
                indvar_flatten11_fu_200 <= add_ln26_fu_657_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_fu_160 <= ap_const_lv13_0;
            elsif (((icmp_ln6_fu_451_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten_fu_160 <= add_ln6_fu_457_p2;
            end if; 
        end if;
    end process;

    iter_num_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln26_fu_651_p2 = ap_const_lv1_1))) then 
                iter_num_fu_204 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln316_fu_824_p2 = ap_const_lv1_0))) then 
                iter_num_fu_204 <= iter_num_2_fu_830_p2;
            end if; 
        end if;
    end process;

    j_1_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln6_fu_451_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_1_fu_192 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln26_fu_651_p2 = ap_const_lv1_0))) then 
                j_1_fu_192 <= add_ln27_fu_757_p2;
            end if; 
        end if;
    end process;

    j_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_fu_152 <= ap_const_lv8_0;
            elsif (((icmp_ln6_fu_451_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_fu_152 <= add_ln7_fu_557_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                llr_ch_load_reg_975 <= llr_ch_q0;
                sel_ch_V_load_1_reg_970 <= sel_ch_V_q0;
                sel_ch_V_load_reg_965 <= sel_ch_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                llr_src_load_reg_923 <= llr_src_q0;
                sel_src_V_load_1_reg_918 <= sel_src_V_q0;
                sel_src_V_load_reg_913 <= sel_src_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln26_fu_651_p2 = ap_const_lv1_0))) then
                select_ln26_1_reg_937 <= select_ln26_1_fu_680_p3;
                select_ln26_reg_931 <= select_ln26_fu_672_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln6_fu_451_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                select_ln6_1_reg_871 <= select_ln6_1_fu_480_p3;
                select_ln6_reg_865 <= select_ln6_fu_472_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln6_fu_451_p2, ap_CS_fsm_state6, icmp_ln26_fu_651_p2, grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_done, grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_done, grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_done, grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_done, grp_updateChMinfo_fu_346_ap_done, grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done, grp_updateSrcMinfo_fu_375_ap_done, ap_CS_fsm_state5, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state8, ap_CS_fsm_state10, icmp_ln316_fu_824_p2, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state13)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln6_fu_451_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln26_fu_651_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln316_fu_824_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_updateChMinfo_fu_346_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (grp_updateSrcMinfo_fu_375_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln10_fu_620_p2 <= std_logic_vector(unsigned(sub_ln10_fu_611_p2) + unsigned(zext_ln10_1_fu_617_p1));
    add_ln26_fu_657_p2 <= std_logic_vector(unsigned(indvar_flatten11_fu_200) + unsigned(ap_const_lv13_1));
    add_ln27_fu_757_p2 <= std_logic_vector(unsigned(select_ln26_fu_672_p3) + unsigned(ap_const_lv8_1));
    add_ln29_1_fu_736_p2 <= std_logic_vector(unsigned(p_shl3_mid2_fu_696_p3) + unsigned(zext_ln27_fu_732_p1));
    add_ln29_fu_746_p2 <= std_logic_vector(unsigned(zext_ln29_fu_742_p1) + unsigned(p_shl2_mid2_fu_688_p3));
    add_ln30_fu_810_p2 <= std_logic_vector(unsigned(sub_ln30_fu_801_p2) + unsigned(zext_ln30_1_fu_807_p1));
    add_ln6_fu_457_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_160) + unsigned(ap_const_lv13_1));
    add_ln7_fu_557_p2 <= std_logic_vector(unsigned(select_ln6_fu_472_p3) + unsigned(ap_const_lv8_1));
    add_ln9_1_fu_536_p2 <= std_logic_vector(unsigned(p_shl1_mid2_fu_496_p3) + unsigned(zext_ln7_fu_532_p1));
    add_ln9_fu_546_p2 <= std_logic_vector(unsigned(zext_ln9_fu_542_p1) + unsigned(p_shl_mid2_fu_488_p3));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_updateChMinfo_fu_346_ap_done)
    begin
        if ((grp_updateChMinfo_fu_346_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_updateSrcMinfo_fu_375_ap_done)
    begin
        if ((grp_updateSrcMinfo_fu_375_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done)
    begin
        if ((grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_done)
    begin
        if ((grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_done)
    begin
        if ((grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_done)
    begin
        if ((grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_done)
    begin
        if ((grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_logic_0;

    ap_ready_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    blockdout_src_address0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_address0, grp_updateSrcMinfo_fu_375_blockdout_src_address0, ap_CS_fsm_state14, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            blockdout_src_address0 <= grp_updateSrcMinfo_fu_375_blockdout_src_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            blockdout_src_address0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_address0;
        else 
            blockdout_src_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blockdout_src_ce0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_ce0, grp_updateSrcMinfo_fu_375_blockdout_src_ce0, ap_CS_fsm_state14, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            blockdout_src_ce0 <= grp_updateSrcMinfo_fu_375_blockdout_src_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            blockdout_src_ce0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_blockdout_src_ce0;
        else 
            blockdout_src_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blockdout_src_we0_assign_proc : process(grp_updateSrcMinfo_fu_375_blockdout_src_we0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            blockdout_src_we0 <= grp_updateSrcMinfo_fu_375_blockdout_src_we0;
        else 
            blockdout_src_we0 <= ap_const_logic_0;
        end if; 
    end process;


    blockllr_ch_V_address0_assign_proc : process(ap_CS_fsm_state7, grp_updateChMinfo_fu_346_blockllr_ch_address0, ap_CS_fsm_state11, zext_ln30_2_fu_816_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            blockllr_ch_V_address0 <= zext_ln30_2_fu_816_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            blockllr_ch_V_address0 <= grp_updateChMinfo_fu_346_blockllr_ch_address0;
        else 
            blockllr_ch_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blockllr_ch_V_ce0_assign_proc : process(ap_CS_fsm_state7, grp_updateChMinfo_fu_346_blockllr_ch_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            blockllr_ch_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            blockllr_ch_V_ce0 <= grp_updateChMinfo_fu_346_blockllr_ch_ce0;
        else 
            blockllr_ch_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blockllr_ch_V_we0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            blockllr_ch_V_we0 <= ap_const_logic_1;
        else 
            blockllr_ch_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    blockllr_src_V_address0_assign_proc : process(ap_CS_fsm_state3, grp_updateSrcMinfo_fu_375_blockllr_src_address0, ap_CS_fsm_state13, zext_ln10_2_fu_626_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            blockllr_src_V_address0 <= zext_ln10_2_fu_626_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            blockllr_src_V_address0 <= grp_updateSrcMinfo_fu_375_blockllr_src_address0;
        else 
            blockllr_src_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    blockllr_src_V_ce0_assign_proc : process(ap_CS_fsm_state3, grp_updateSrcMinfo_fu_375_blockllr_src_ce0, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            blockllr_src_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            blockllr_src_V_ce0 <= grp_updateSrcMinfo_fu_375_blockllr_src_ce0;
        else 
            blockllr_src_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    blockllr_src_V_we0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            blockllr_src_V_we0 <= ap_const_logic_1;
        else 
            blockllr_src_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start <= grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_ap_start_reg;
    grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start <= grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_ap_start_reg;
    grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start <= grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_ap_start_reg;
    grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start <= grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_ap_start_reg;
    grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start <= grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_ap_start_reg;
    grp_updateChMinfo_fu_346_ap_start <= grp_updateChMinfo_fu_346_ap_start_reg;
    grp_updateSrcMinfo_fu_375_ap_start <= grp_updateSrcMinfo_fu_375_ap_start_reg;
    icmp_ln26_fu_651_p2 <= "1" when (indvar_flatten11_fu_200 = ap_const_lv13_1F40) else "0";
    icmp_ln27_fu_666_p2 <= "1" when (j_1_fu_192 = ap_const_lv8_A0) else "0";
    icmp_ln316_fu_824_p2 <= "1" when (iter_num_fu_204 = ap_const_lv4_F) else "0";
    icmp_ln6_fu_451_p2 <= "1" when (indvar_flatten_fu_160 = ap_const_lv13_1900) else "0";
    icmp_ln7_fu_466_p2 <= "1" when (j_fu_152 = ap_const_lv8_A0) else "0";
    indvars_iv_next123_cast_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next123_fu_641_p2),64));
    indvars_iv_next123_cast_mid1_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next123_mid1_fu_704_p2),64));
    indvars_iv_next123_fu_641_p2 <= std_logic_vector(unsigned(i_5_fu_196) + unsigned(ap_const_lv6_1));
    indvars_iv_next123_mid1_fu_704_p2 <= std_logic_vector(unsigned(i_5_fu_196) + unsigned(ap_const_lv6_2));
    indvars_iv_next137_cast_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next137_fu_441_p2),64));
    indvars_iv_next137_cast_mid1_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next137_mid1_fu_504_p2),64));
    indvars_iv_next137_fu_441_p2 <= std_logic_vector(unsigned(i_fu_156) + unsigned(ap_const_lv6_1));
    indvars_iv_next137_mid1_fu_504_p2 <= std_logic_vector(unsigned(i_fu_156) + unsigned(ap_const_lv6_2));
    iter_num_2_fu_830_p2 <= std_logic_vector(unsigned(iter_num_fu_204) + unsigned(ap_const_lv4_1));

    llr_ch_2_src_V_address0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_address0, grp_updateChMinfo_fu_346_llr_ch_2_src_address0, grp_updateSrcMinfo_fu_375_llr_ch_2_src_address0, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            llr_ch_2_src_V_address0 <= grp_updateSrcMinfo_fu_375_llr_ch_2_src_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            llr_ch_2_src_V_address0 <= grp_updateChMinfo_fu_346_llr_ch_2_src_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            llr_ch_2_src_V_address0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_address0;
        else 
            llr_ch_2_src_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    llr_ch_2_src_V_ce0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_ce0, grp_updateChMinfo_fu_346_llr_ch_2_src_ce0, grp_updateSrcMinfo_fu_375_llr_ch_2_src_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            llr_ch_2_src_V_ce0 <= grp_updateSrcMinfo_fu_375_llr_ch_2_src_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            llr_ch_2_src_V_ce0 <= grp_updateChMinfo_fu_346_llr_ch_2_src_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            llr_ch_2_src_V_ce0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_ce0;
        else 
            llr_ch_2_src_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    llr_ch_2_src_V_d0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_d0, grp_updateChMinfo_fu_346_llr_ch_2_src_d0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            llr_ch_2_src_V_d0 <= grp_updateChMinfo_fu_346_llr_ch_2_src_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            llr_ch_2_src_V_d0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_d0;
        else 
            llr_ch_2_src_V_d0 <= "XXXXXX";
        end if; 
    end process;


    llr_ch_2_src_V_we0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_we0, grp_updateChMinfo_fu_346_llr_ch_2_src_we0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            llr_ch_2_src_V_we0 <= grp_updateChMinfo_fu_346_llr_ch_2_src_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            llr_ch_2_src_V_we0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_2_src_V_we0;
        else 
            llr_ch_2_src_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    llr_ch_address0_assign_proc : process(ap_CS_fsm_state6, icmp_ln26_fu_651_p2, grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_address0, ap_CS_fsm_state9, zext_ln34_fu_752_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln26_fu_651_p2 = ap_const_lv1_0))) then 
            llr_ch_address0 <= zext_ln34_fu_752_p1(13 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            llr_ch_address0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_address0;
        else 
            llr_ch_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    llr_ch_ce0_assign_proc : process(ap_CS_fsm_state6, icmp_ln26_fu_651_p2, grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_ce0, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln26_fu_651_p2 = ap_const_lv1_0))) then 
            llr_ch_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            llr_ch_ce0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_39_4_fu_327_llr_ch_ce0;
        else 
            llr_ch_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    llr_src_2_ch_V_address0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_address0, grp_updateChMinfo_fu_346_llr_src_2_ch_address0, grp_updateSrcMinfo_fu_375_llr_src_2_ch_address0, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            llr_src_2_ch_V_address0 <= grp_updateSrcMinfo_fu_375_llr_src_2_ch_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            llr_src_2_ch_V_address0 <= grp_updateChMinfo_fu_346_llr_src_2_ch_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llr_src_2_ch_V_address0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_address0;
        else 
            llr_src_2_ch_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    llr_src_2_ch_V_ce0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_ce0, grp_updateChMinfo_fu_346_llr_src_2_ch_ce0, grp_updateSrcMinfo_fu_375_llr_src_2_ch_ce0, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            llr_src_2_ch_V_ce0 <= grp_updateSrcMinfo_fu_375_llr_src_2_ch_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            llr_src_2_ch_V_ce0 <= grp_updateChMinfo_fu_346_llr_src_2_ch_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llr_src_2_ch_V_ce0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_ce0;
        else 
            llr_src_2_ch_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    llr_src_2_ch_V_d0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_d0, grp_updateSrcMinfo_fu_375_llr_src_2_ch_d0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            llr_src_2_ch_V_d0 <= grp_updateSrcMinfo_fu_375_llr_src_2_ch_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llr_src_2_ch_V_d0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_d0;
        else 
            llr_src_2_ch_V_d0 <= "XXXXXX";
        end if; 
    end process;


    llr_src_2_ch_V_we0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_we0, grp_updateSrcMinfo_fu_375_llr_src_2_ch_we0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            llr_src_2_ch_V_we0 <= grp_updateSrcMinfo_fu_375_llr_src_2_ch_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            llr_src_2_ch_V_we0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_19_4_fu_310_llr_src_2_ch_V_we0;
        else 
            llr_src_2_ch_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    llr_src_address0 <= zext_ln14_fu_552_p1(13 - 1 downto 0);

    llr_src_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            llr_src_ce0 <= ap_const_logic_1;
        else 
            llr_src_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    minfo_ch_V_address0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_address0, grp_updateChMinfo_fu_346_minfo_ch_address0, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            minfo_ch_V_address0 <= grp_updateChMinfo_fu_346_minfo_ch_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            minfo_ch_V_address0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_address0;
        else 
            minfo_ch_V_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    minfo_ch_V_ce0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_ce0, grp_updateChMinfo_fu_346_minfo_ch_ce0, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            minfo_ch_V_ce0 <= grp_updateChMinfo_fu_346_minfo_ch_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            minfo_ch_V_ce0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_ce0;
        else 
            minfo_ch_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    minfo_ch_V_ce1_assign_proc : process(grp_updateChMinfo_fu_346_minfo_ch_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            minfo_ch_V_ce1 <= grp_updateChMinfo_fu_346_minfo_ch_ce1;
        else 
            minfo_ch_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    minfo_ch_V_d0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_d0, grp_updateChMinfo_fu_346_minfo_ch_d0, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            minfo_ch_V_d0 <= grp_updateChMinfo_fu_346_minfo_ch_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            minfo_ch_V_d0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_d0;
        else 
            minfo_ch_V_d0 <= "XXXXXX";
        end if; 
    end process;


    minfo_ch_V_we0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_we0, grp_updateChMinfo_fu_346_minfo_ch_we0, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            minfo_ch_V_we0 <= grp_updateChMinfo_fu_346_minfo_ch_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            minfo_ch_V_we0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_31_3_fu_334_minfo_ch_V_we0;
        else 
            minfo_ch_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    minfo_ch_V_we1_assign_proc : process(grp_updateChMinfo_fu_346_minfo_ch_we1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            minfo_ch_V_we1 <= grp_updateChMinfo_fu_346_minfo_ch_we1;
        else 
            minfo_ch_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    minfo_src_V_address0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_address0, grp_updateSrcMinfo_fu_375_minfo_src_address0, ap_CS_fsm_state4, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            minfo_src_V_address0 <= grp_updateSrcMinfo_fu_375_minfo_src_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            minfo_src_V_address0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_address0;
        else 
            minfo_src_V_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    minfo_src_V_ce0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_ce0, grp_updateSrcMinfo_fu_375_minfo_src_ce0, ap_CS_fsm_state4, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            minfo_src_V_ce0 <= grp_updateSrcMinfo_fu_375_minfo_src_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            minfo_src_V_ce0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_ce0;
        else 
            minfo_src_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    minfo_src_V_ce1_assign_proc : process(grp_updateSrcMinfo_fu_375_minfo_src_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            minfo_src_V_ce1 <= grp_updateSrcMinfo_fu_375_minfo_src_ce1;
        else 
            minfo_src_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    minfo_src_V_d0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_d0, grp_updateSrcMinfo_fu_375_minfo_src_d0, ap_CS_fsm_state4, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            minfo_src_V_d0 <= grp_updateSrcMinfo_fu_375_minfo_src_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            minfo_src_V_d0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_d0;
        else 
            minfo_src_V_d0 <= "XXXXXX";
        end if; 
    end process;


    minfo_src_V_we0_assign_proc : process(grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_we0, grp_updateSrcMinfo_fu_375_minfo_src_we0, ap_CS_fsm_state4, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            minfo_src_V_we0 <= grp_updateSrcMinfo_fu_375_minfo_src_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            minfo_src_V_we0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_11_3_fu_315_minfo_src_V_we0;
        else 
            minfo_src_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    minfo_src_V_we1_assign_proc : process(grp_updateSrcMinfo_fu_375_minfo_src_we1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            minfo_src_V_we1 <= grp_updateSrcMinfo_fu_375_minfo_src_we1;
        else 
            minfo_src_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    output_r_address0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_address0;
    output_r_ce0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_ce0;
    output_r_d0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_d0;
    output_r_we0 <= grp_ldpcDec_Pipeline_VITIS_LOOP_325_2_VITIS_LOOP_326_3_fu_368_output_r_we0;
    p_shl1_mid2_fu_496_p3 <= (select_ln6_1_fu_480_p3 & ap_const_lv5_0);
    p_shl2_cast_fu_783_p3 <= (select_ln26_1_reg_937 & ap_const_lv10_0);
    p_shl2_mid2_fu_688_p3 <= (select_ln26_1_fu_680_p3 & ap_const_lv7_0);
    p_shl3_mid2_fu_696_p3 <= (select_ln26_1_fu_680_p3 & ap_const_lv5_0);
    p_shl_cast_fu_593_p3 <= (select_ln6_1_reg_871 & ap_const_lv10_0);
    p_shl_mid2_fu_488_p3 <= (select_ln6_1_fu_480_p3 & ap_const_lv7_0);
    sel_ch_V_address0 <= select_ln26_3_fu_723_p3(6 - 1 downto 0);
    sel_ch_V_address1 <= select_ln26_2_fu_714_p3(6 - 1 downto 0);

    sel_ch_V_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sel_ch_V_ce0 <= ap_const_logic_1;
        else 
            sel_ch_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sel_ch_V_ce1_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            sel_ch_V_ce1 <= ap_const_logic_1;
        else 
            sel_ch_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    sel_src_V_address0 <= select_ln6_3_fu_523_p3(6 - 1 downto 0);
    sel_src_V_address1 <= select_ln6_2_fu_514_p3(6 - 1 downto 0);

    sel_src_V_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sel_src_V_ce0 <= ap_const_logic_1;
        else 
            sel_src_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sel_src_V_ce1_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sel_src_V_ce1 <= ap_const_logic_1;
        else 
            sel_src_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln26_1_fu_680_p3 <= 
        indvars_iv_next123_fu_641_p2 when (icmp_ln27_fu_666_p2(0) = '1') else 
        i_5_fu_196;
    select_ln26_2_fu_714_p3 <= 
        indvars_iv_next123_cast_fu_647_p1 when (icmp_ln27_fu_666_p2(0) = '1') else 
        zext_ln26_fu_637_p1;
    select_ln26_3_fu_723_p3 <= 
        indvars_iv_next123_cast_mid1_fu_710_p1 when (icmp_ln27_fu_666_p2(0) = '1') else 
        indvars_iv_next123_cast_fu_647_p1;
    select_ln26_fu_672_p3 <= 
        ap_const_lv8_0 when (icmp_ln27_fu_666_p2(0) = '1') else 
        j_1_fu_192;
    select_ln6_1_fu_480_p3 <= 
        indvars_iv_next137_fu_441_p2 when (icmp_ln7_fu_466_p2(0) = '1') else 
        i_fu_156;
    select_ln6_2_fu_514_p3 <= 
        indvars_iv_next137_cast_fu_447_p1 when (icmp_ln7_fu_466_p2(0) = '1') else 
        zext_ln6_fu_437_p1;
    select_ln6_3_fu_523_p3 <= 
        indvars_iv_next137_cast_mid1_fu_510_p1 when (icmp_ln7_fu_466_p2(0) = '1') else 
        indvars_iv_next137_cast_fu_447_p1;
    select_ln6_fu_472_p3 <= 
        ap_const_lv8_0 when (icmp_ln7_fu_466_p2(0) = '1') else 
        j_fu_152;
    sub_ln10_fu_611_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_593_p3) - unsigned(zext_ln10_fu_607_p1));
    sub_ln30_fu_801_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_783_p3) - unsigned(zext_ln30_fu_797_p1));
    tmp_29_fu_790_p3 <= (select_ln26_1_reg_937 & ap_const_lv6_0);
    tmp_fu_600_p3 <= (select_ln6_1_reg_871 & ap_const_lv6_0);
    zext_ln10_1_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln6_reg_865),16));
    zext_ln10_2_fu_626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln10_fu_620_p2),64));
    zext_ln10_fu_607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_600_p3),16));
    zext_ln14_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln9_fu_546_p2),64));
    zext_ln26_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_5_fu_196),64));
    zext_ln27_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln26_fu_672_p3),11));
    zext_ln29_fu_742_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln29_1_fu_736_p2),13));
    zext_ln30_1_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln26_reg_931),16));
    zext_ln30_2_fu_816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln30_fu_810_p2),64));
    zext_ln30_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_790_p3),16));
    zext_ln34_fu_752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln29_fu_746_p2),64));
    zext_ln6_fu_437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_156),64));
    zext_ln7_fu_532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln6_fu_472_p3),11));
    zext_ln9_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln9_1_fu_536_p2),13));
end behav;
