<Results/membwl/dimm4/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e5e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2894.99 --||-- Mem Ch  0: Reads (MB/s):  2165.07 --|
|--            Writes(MB/s):  2227.98 --||--            Writes(MB/s):  2189.95 --|
|-- Mem Ch  1: Reads (MB/s):  2918.83 --||-- Mem Ch  1: Reads (MB/s):  2154.33 --|
|--            Writes(MB/s):  2237.78 --||--            Writes(MB/s):  2195.30 --|
|-- Mem Ch  2: Reads (MB/s):  2903.76 --||-- Mem Ch  2: Reads (MB/s):  2148.11 --|
|--            Writes(MB/s):  2225.89 --||--            Writes(MB/s):  2186.27 --|
|-- Mem Ch  3: Reads (MB/s):  2905.47 --||-- Mem Ch  3: Reads (MB/s):  2208.23 --|
|--            Writes(MB/s):  2231.92 --||--            Writes(MB/s):  2201.74 --|
|-- NODE 0 Mem Read (MB/s) : 11623.05 --||-- NODE 1 Mem Read (MB/s) :  8675.75 --|
|-- NODE 0 Mem Write(MB/s) :  8923.56 --||-- NODE 1 Mem Write(MB/s) :  8773.27 --|
|-- NODE 0 P. Write (T/s):     150334 --||-- NODE 1 P. Write (T/s):     144118 --|
|-- NODE 0 Memory (MB/s):    20546.62 --||-- NODE 1 Memory (MB/s):    17449.02 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      20298.80                --|
            |--                System Write Throughput(MB/s):      17696.83                --|
            |--               System Memory Throughput(MB/s):      37995.63                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f33
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8268         108      24 M   205 M    528      12     959 K
 1     195 M      1063 K    37 M   254 M    188 M     0     725 K
-----------------------------------------------------------------------
 *     195 M      1063 K    62 M   460 M    188 M    12    1684 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.81        Core1: 29.03        
Core2: 33.21        Core3: 14.51        
Core4: 13.62        Core5: 37.98        
Core6: 34.77        Core7: 16.35        
Core8: 18.71        Core9: 36.05        
Core10: 38.08        Core11: 38.64        
Core12: 30.13        Core13: 37.54        
Core14: 30.55        Core15: 29.60        
Core16: 43.71        Core17: 15.76        
Core18: 15.02        Core19: 27.84        
Core20: 15.62        Core21: 27.73        
Core22: 26.41        Core23: 17.65        
Core24: 40.43        Core25: 15.89        
Core26: 28.76        Core27: 14.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.75
Socket1: 21.29
DDR read Latency(ns)
Socket0: 971.18
Socket1: 1316.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.99        Core1: 29.31        
Core2: 32.86        Core3: 14.40        
Core4: 13.58        Core5: 37.75        
Core6: 35.69        Core7: 16.28        
Core8: 18.96        Core9: 35.84        
Core10: 37.80        Core11: 40.35        
Core12: 29.43        Core13: 39.89        
Core14: 30.80        Core15: 33.56        
Core16: 43.80        Core17: 15.83        
Core18: 15.11        Core19: 29.41        
Core20: 15.58        Core21: 27.22        
Core22: 26.02        Core23: 17.62        
Core24: 40.46        Core25: 15.86        
Core26: 28.56        Core27: 13.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 21.42
DDR read Latency(ns)
Socket0: 955.81
Socket1: 1322.14
irq_total: 344277.887876907
cpu_total: 27.91
cpu_0: 40.69
cpu_1: 4.06
cpu_2: 31.38
cpu_3: 37.83
cpu_4: 59.24
cpu_5: 10.97
cpu_6: 4.26
cpu_7: 34.71
cpu_8: 17.22
cpu_9: 4.92
cpu_10: 49.53
cpu_11: 0.00
cpu_12: 1.46
cpu_13: 46.34
cpu_14: 9.51
cpu_15: 8.91
cpu_16: 40.36
cpu_17: 37.37
cpu_18: 42.95
cpu_19: 4.39
cpu_20: 33.64
cpu_21: 72.81
cpu_22: 50.93
cpu_23: 43.35
cpu_24: 8.05
cpu_25: 37.50
cpu_26: 10.04
cpu_27: 39.16
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1551665
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1551665
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12349976189
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12349976189
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1484083
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1484083
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1551366
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1551366
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1484200
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1484200
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11802654483
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11802654483
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12355937583
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12355937583
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 11878912442
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11878912442


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.90        Core1: 29.76        
Core2: 31.51        Core3: 14.39        
Core4: 13.67        Core5: 34.67        
Core6: 35.13        Core7: 16.28        
Core8: 18.19        Core9: 34.70        
Core10: 38.45        Core11: 38.97        
Core12: 30.52        Core13: 37.29        
Core14: 28.49        Core15: 33.46        
Core16: 43.92        Core17: 15.88        
Core18: 15.07        Core19: 29.88        
Core20: 15.68        Core21: 27.81        
Core22: 25.77        Core23: 17.83        
Core24: 40.05        Core25: 15.97        
Core26: 27.76        Core27: 14.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.70
Socket1: 21.32
DDR read Latency(ns)
Socket0: 971.82
Socket1: 1306.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.21        Core1: 29.58        
Core2: 31.29        Core3: 16.38        
Core4: 14.03        Core5: 38.00        
Core6: 25.55        Core7: 16.07        
Core8: 18.77        Core9: 35.38        
Core10: 38.55        Core11: 41.94        
Core12: 31.06        Core13: 38.33        
Core14: 29.39        Core15: 33.70        
Core16: 43.67        Core17: 15.06        
Core18: 16.33        Core19: 29.84        
Core20: 15.00        Core21: 27.55        
Core22: 26.08        Core23: 18.63        
Core24: 40.63        Core25: 15.09        
Core26: 27.64        Core27: 13.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 21.38
DDR read Latency(ns)
Socket0: 971.73
Socket1: 1340.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.80        Core1: 29.10        
Core2: 33.09        Core3: 19.68        
Core4: 16.17        Core5: 38.67        
Core6: 25.43        Core7: 15.87        
Core8: 22.61        Core9: 35.26        
Core10: 39.22        Core11: 42.69        
Core12: 29.80        Core13: 35.25        
Core14: 32.23        Core15: 34.36        
Core16: 43.46        Core17: 14.59        
Core18: 14.68        Core19: 26.91        
Core20: 14.44        Core21: 27.28        
Core22: 26.97        Core23: 19.72        
Core24: 39.64        Core25: 14.60        
Core26: 27.78        Core27: 14.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.15
Socket1: 21.48
DDR read Latency(ns)
Socket0: 983.63
Socket1: 1295.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.64        Core1: 30.17        
Core2: 31.63        Core3: 15.13        
Core4: 13.11        Core5: 37.65        
Core6: 29.87        Core7: 17.36        
Core8: 19.13        Core9: 35.27        
Core10: 37.90        Core11: 40.72        
Core12: 29.65        Core13: 37.69        
Core14: 29.79        Core15: 33.89        
Core16: 43.76        Core17: 15.17        
Core18: 14.81        Core19: 31.25        
Core20: 15.42        Core21: 28.26        
Core22: 25.88        Core23: 20.25        
Core24: 40.88        Core25: 15.30        
Core26: 28.37        Core27: 14.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.31
Socket1: 21.74
DDR read Latency(ns)
Socket0: 953.80
Socket1: 1300.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24787
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414637822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414642450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207395900; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207395900; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207386683; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207386683; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207386424; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207386424; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207393957; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207393957; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006141965; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5530160; Consumed Joules: 337.53; Watts: 56.20; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 4099452; Consumed DRAM Joules: 62.72; DRAM Watts: 10.44
S1P0; QPIClocks: 14414563906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414566866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207390602; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207390602; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207384929; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207384929; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207392814; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207392814; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207393033; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207393033; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006155430; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5694546; Consumed Joules: 347.57; Watts: 57.87; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 4106663; Consumed DRAM Joules: 62.83; DRAM Watts: 10.46
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 61a5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.34   0.40    0.88      20 M     35 M    0.43    0.57    0.01    0.03     4312     3141      168     65
   1    1     0.03   0.56   0.05    0.61    1441 K   2548 K    0.43    0.12    0.00    0.01      168      177       17     59
   2    0     0.21   0.76   0.28    0.72      16 M     17 M    0.06    0.37    0.01    0.01      504        5     5235     63
   3    1     0.10   0.31   0.32    0.78      24 M     35 M    0.33    0.52    0.02    0.04     5600     4263       10     59
   4    0     0.36   0.49   0.73    1.20      31 M     55 M    0.43    0.51    0.01    0.02     5376     2850      488     64
   5    1     0.06   0.79   0.07    0.61    3861 K   5157 K    0.25    0.15    0.01    0.01      112      115        7     59
   6    0     0.03   0.68   0.04    0.60    1195 K   1595 K    0.25    0.29    0.00    0.01      112       28       36     65
   7    1     0.06   0.25   0.25    0.71      24 M     32 M    0.25    0.55    0.04    0.05     4984     4296       30     58
   8    0     0.12   0.89   0.14    0.60    2997 K   4823 K    0.38    0.54    0.00    0.00      224      300       34     65
   9    1     0.02   0.52   0.04    0.60    1639 K   2081 K    0.21    0.09    0.01    0.01      168        9       19     58
  10    0     0.11   0.23   0.48    0.98     120 M    133 M    0.10    0.14    0.11    0.12     6048      169    13004     63
  11    1     0.00   0.31   0.00    0.60      43 K     67 K    0.36    0.09    0.02    0.03        0        0        0     57
  12    0     0.01   0.60   0.02    0.60     591 K    845 K    0.30    0.05    0.00    0.01        0        1        5     65
  13    1     0.12   0.24   0.52    1.04      92 M    106 M    0.13    0.22    0.08    0.09      448      238     6162     57
  14    0     0.07   0.71   0.11    0.60    3504 K   4017 K    0.13    0.27    0.00    0.01      168      215       19     65
  15    1     0.07   0.54   0.12    0.62    6071 K   6469 K    0.06    0.11    0.01    0.01      224       92      911     57
  16    0     0.05   0.14   0.33    0.79     103 M    113 M    0.08    0.14    0.22    0.24     4760      141     7934     64
  17    1     0.07   0.23   0.29    0.75      23 M     34 M    0.31    0.56    0.04    0.05     5600     5066       26     58
  18    0     0.16   0.40   0.40    0.88      25 M     39 M    0.35    0.53    0.02    0.02     4816     3107      303     65
  19    1     0.04   0.68   0.06    0.61    2615 K   3005 K    0.13    0.25    0.01    0.01      336       98        0     58
  20    0     0.06   0.25   0.25    0.68      17 M     27 M    0.36    0.62    0.03    0.05     5152     2902       60     65
  21    1     0.19   0.22   0.89    1.20     110 M    142 M    0.22    0.29    0.06    0.07     6552     3982     6687     57
  22    0     0.27   0.39   0.70    1.18     114 M    127 M    0.10    0.35    0.04    0.05     2632    17808       25     66
  23    1     0.20   0.48   0.42    0.90      41 M     56 M    0.26    0.46    0.02    0.03     1400     3041      290     58
  24    0     0.05   0.83   0.07    0.60    4074 K   4674 K    0.13    0.15    0.01    0.01        0       90       84     66
  25    1     0.07   0.23   0.30    0.75      22 M     33 M    0.33    0.57    0.03    0.05     4760    10070       29     58
  26    0     0.08   0.70   0.11    0.60    4954 K   5549 K    0.11    0.27    0.01    0.01      112       87      154     65
  27    1     0.18   0.45   0.40    0.87      18 M     33 M    0.43    0.68    0.01    0.02      448       47      357     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.43   0.29    0.89     467 M    571 M    0.18    0.36    0.03    0.03    34216    30844    27549     58
 SKT    1     0.09   0.32   0.27    0.87     374 M    494 M    0.24    0.43    0.03    0.04    30800    31494    14545     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.38   0.28    0.88     842 M   1066 M    0.21    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   29 G ; Active cycles:   77 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.62 %

 C1 core residency: 53.45 %; C3 core residency: 3.68 %; C6 core residency: 11.25 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.42 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.62 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   43%    43%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  173 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    58.92    45.41     283.83      52.87         128.20
 SKT   1    42.97    42.77     291.02      52.25         134.93
---------------------------------------------------------------------------------------------------------------
       *    101.89    88.18     574.85     105.12         131.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6289
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2747.86 --||-- Mem Ch  0: Reads (MB/s):  1534.90 --|
|--            Writes(MB/s):  1973.38 --||--            Writes(MB/s):  2146.67 --|
|-- Mem Ch  1: Reads (MB/s):  2780.45 --||-- Mem Ch  1: Reads (MB/s):  1524.05 --|
|--            Writes(MB/s):  1980.84 --||--            Writes(MB/s):  2147.62 --|
|-- Mem Ch  2: Reads (MB/s):  2778.89 --||-- Mem Ch  2: Reads (MB/s):  1532.87 --|
|--            Writes(MB/s):  1976.44 --||--            Writes(MB/s):  2143.42 --|
|-- Mem Ch  3: Reads (MB/s):  2781.25 --||-- Mem Ch  3: Reads (MB/s):  1571.79 --|
|--            Writes(MB/s):  1981.37 --||--            Writes(MB/s):  2156.21 --|
|-- NODE 0 Mem Read (MB/s) : 11088.44 --||-- NODE 1 Mem Read (MB/s) :  6163.61 --|
|-- NODE 0 Mem Write(MB/s) :  7912.03 --||-- NODE 1 Mem Write(MB/s) :  8593.92 --|
|-- NODE 0 P. Write (T/s):     149084 --||-- NODE 1 P. Write (T/s):     136674 --|
|-- NODE 0 Memory (MB/s):    19000.47 --||-- NODE 1 Memory (MB/s):    14757.53 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      17252.05                --|
            |--                System Write Throughput(MB/s):      16505.95                --|
            |--               System Memory Throughput(MB/s):      33758.00                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 635e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9072          36      27 M   204 M    276      12    1187 K
 1     197 M       904 K    40 M   280 M    194 M     0     702 K
-----------------------------------------------------------------------
 *     197 M       904 K    68 M   484 M    194 M    12    1889 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.25        Core1: 25.39        
Core2: 37.22        Core3: 13.67        
Core4: 12.62        Core5: 26.61        
Core6: 26.53        Core7: 14.25        
Core8: 40.90        Core9: 30.53        
Core10: 28.74        Core11: 31.89        
Core12: 23.57        Core13: 26.74        
Core14: 34.45        Core15: 35.48        
Core16: 29.45        Core17: 16.03        
Core18: 18.70        Core19: 30.92        
Core20: 19.21        Core21: 20.83        
Core22: 37.82        Core23: 12.54        
Core24: 25.88        Core25: 14.64        
Core26: 25.46        Core27: 17.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.55
Socket1: 17.36
DDR read Latency(ns)
Socket0: 985.13
Socket1: 1764.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.85        Core1: 25.36        
Core2: 36.28        Core3: 13.15        
Core4: 12.17        Core5: 25.73        
Core6: 24.56        Core7: 14.00        
Core8: 43.07        Core9: 30.10        
Core10: 28.81        Core11: 30.66        
Core12: 24.48        Core13: 15.23        
Core14: 32.00        Core15: 35.10        
Core16: 29.48        Core17: 21.77        
Core18: 16.27        Core19: 31.17        
Core20: 21.82        Core21: 19.89        
Core22: 37.89        Core23: 12.70        
Core24: 23.78        Core25: 14.09        
Core26: 39.88        Core27: 17.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.16
Socket1: 16.32
DDR read Latency(ns)
Socket0: 1023.21
Socket1: 1822.49
irq_total: 389689.654396987
cpu_total: 28.60
cpu_0: 54.79
cpu_1: 5.32
cpu_2: 12.50
cpu_3: 45.35
cpu_4: 39.23
cpu_5: 11.30
cpu_6: 10.44
cpu_7: 37.70
cpu_8: 0.13
cpu_9: 16.56
cpu_10: 37.43
cpu_11: 14.76
cpu_12: 32.51
cpu_13: 35.37
cpu_14: 33.38
cpu_15: 2.53
cpu_16: 53.12
cpu_17: 25.80
cpu_18: 34.97
cpu_19: 12.37
cpu_20: 31.18
cpu_21: 77.73
cpu_22: 34.18
cpu_23: 46.61
cpu_24: 15.89
cpu_25: 38.90
cpu_26: 1.26
cpu_27: 39.43
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1545378
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1545378
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1545420
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1545420
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12297396923
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12297396923
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1637223
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1637223
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12401728762
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12401728762
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12230646572
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12230646572
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1637187
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1637187
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12407969890
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12407969890


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.92        Core1: 25.46        
Core2: 36.16        Core3: 13.17        
Core4: 12.21        Core5: 25.32        
Core6: 24.77        Core7: 14.06        
Core8: 31.52        Core9: 30.17        
Core10: 28.38        Core11: 30.74        
Core12: 24.54        Core13: 15.00        
Core14: 32.33        Core15: 33.95        
Core16: 29.51        Core17: 22.15        
Core18: 16.13        Core19: 30.94        
Core20: 21.66        Core21: 19.71        
Core22: 37.87        Core23: 12.55        
Core24: 24.12        Core25: 14.15        
Core26: 27.22        Core27: 17.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.10
Socket1: 16.27
DDR read Latency(ns)
Socket0: 1019.24
Socket1: 1830.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.93        Core1: 24.98        
Core2: 36.02        Core3: 13.21        
Core4: 12.26        Core5: 26.15        
Core6: 24.55        Core7: 14.00        
Core8: 45.42        Core9: 30.34        
Core10: 28.26        Core11: 30.74        
Core12: 24.37        Core13: 14.92        
Core14: 32.49        Core15: 34.47        
Core16: 29.54        Core17: 21.69        
Core18: 16.20        Core19: 31.32        
Core20: 21.81        Core21: 19.65        
Core22: 37.86        Core23: 12.19        
Core24: 24.00        Core25: 14.16        
Core26: 34.89        Core27: 17.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.10
Socket1: 16.12
DDR read Latency(ns)
Socket0: 1023.54
Socket1: 1847.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.96        Core1: 24.82        
Core2: 35.88        Core3: 13.10        
Core4: 12.28        Core5: 26.02        
Core6: 24.41        Core7: 13.90        
Core8: 42.11        Core9: 30.39        
Core10: 28.41        Core11: 30.82        
Core12: 24.69        Core13: 15.09        
Core14: 32.61        Core15: 33.84        
Core16: 29.69        Core17: 20.94        
Core18: 16.49        Core19: 31.52        
Core20: 20.84        Core21: 20.23        
Core22: 37.92        Core23: 12.31        
Core24: 23.95        Core25: 14.13        
Core26: 26.84        Core27: 18.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.15
Socket1: 16.29
DDR read Latency(ns)
Socket0: 1019.65
Socket1: 1839.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.07        Core1: 25.23        
Core2: 37.26        Core3: 12.80        
Core4: 12.33        Core5: 25.52        
Core6: 25.71        Core7: 13.73        
Core8: 42.81        Core9: 30.77        
Core10: 28.82        Core11: 30.55        
Core12: 24.78        Core13: 14.93        
Core14: 32.18        Core15: 32.35        
Core16: 29.54        Core17: 21.77        
Core18: 15.17        Core19: 31.06        
Core20: 20.74        Core21: 20.70        
Core22: 38.90        Core23: 12.16        
Core24: 23.53        Core25: 13.67        
Core26: 31.98        Core27: 19.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.55
Socket1: 16.40
DDR read Latency(ns)
Socket0: 1033.88
Socket1: 1783.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25853
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412677614; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412681046; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206408153; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206408153; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206407738; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206407738; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206417826; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206417826; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206417503; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206417503; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005369491; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5445165; Consumed Joules: 332.35; Watts: 55.34; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 4011325; Consumed DRAM Joules: 61.37; DRAM Watts: 10.22
S1P0; QPIClocks: 14412733370; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412737458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206455698; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206455698; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206456106; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206456106; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206457208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206457208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206457645; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206457645; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005375352; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5790997; Consumed Joules: 353.45; Watts: 58.86; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 3963084; Consumed DRAM Joules: 60.64; DRAM Watts: 10.10
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65ce
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.27   0.40   0.68    1.18      24 M     48 M    0.50    0.53    0.01    0.02     6160     2176      196     64
   1    1     0.04   0.60   0.07    0.60    1709 K   3039 K    0.44    0.13    0.00    0.01      168      171       19     60
   2    0     0.09   0.64   0.13    0.61    7537 K   7697 K    0.02    0.20    0.01    0.01      224       64     5870     63
   3    1     0.17   0.37   0.47    0.96      19 M     39 M    0.52    0.59    0.01    0.02     4984     2486       27     60
   4    0     0.12   0.36   0.33    0.83      15 M     28 M    0.46    0.61    0.01    0.02     4032     1900       74     64
   5    1     0.08   0.97   0.09    0.60    2623 K   5439 K    0.52    0.26    0.00    0.01      224      126        2     60
   6    0     0.09   0.75   0.12    0.60    3090 K   3932 K    0.21    0.36    0.00    0.00      112       90       37     65
   7    1     0.08   0.26   0.30    0.76      15 M     26 M    0.43    0.67    0.02    0.03     4704     2242       14     59
   8    0     0.00   0.31   0.00    0.60      95 K    122 K    0.22    0.05    0.03    0.04        0       14        0     65
   9    1     0.12   0.75   0.15    0.60    7381 K   9107 K    0.19    0.28    0.01    0.01      224      117        4     59
  10    0     0.14   0.38   0.37    0.83      92 M    104 M    0.11    0.27    0.07    0.08     3080    10069        3     63
  11    1     0.10   0.95   0.11    0.60    6195 K   8921 K    0.31    0.21    0.01    0.01      168     5828        3     58
  12    0     0.31   1.09   0.28    0.73      10 M     17 M    0.40    0.29    0.00    0.01      112       77       24     64
  13    1     0.16   0.47   0.33    0.79      18 M     28 M    0.37    0.66    0.01    0.02      728       39      253     58
  14    0     0.23   0.70   0.33    0.79      19 M     22 M    0.10    0.35    0.01    0.01      168      180      324     64
  15    1     0.02   0.48   0.03    0.60    1422 K   1900 K    0.25    0.08    0.01    0.01      112        8        3     58
  16    0     0.16   0.24   0.67    1.20     149 M    173 M    0.13    0.19    0.09    0.11     5208     9806       18     63
  17    1     0.04   0.22   0.17    0.62      29 M     35 M    0.17    0.43    0.08    0.09     3472     1422      189     59
  18    0     0.12   0.42   0.29    0.75      17 M     30 M    0.42    0.57    0.01    0.03     4984     2131       51     65
  19    1     0.10   0.67   0.14    0.61    6014 K   7022 K    0.14    0.23    0.01    0.01      280      111        4     58
  20    0     0.10   0.42   0.23    0.67      25 M     34 M    0.26    0.46    0.03    0.04     5208     1989      227     65
  21    1     0.31   0.32   0.98    1.20      80 M    121 M    0.34    0.40    0.03    0.04     4816     2131      352     58
  22    0     0.05   0.19   0.26    0.70      95 M    103 M    0.08    0.16    0.20    0.22     4536       36     7434     65
  23    1     0.23   0.38   0.59    1.15      25 M     54 M    0.54    0.61    0.01    0.02     2072      871      142     58
  24    0     0.12   0.75   0.16    0.60    4706 K   6490 K    0.27    0.45    0.00    0.01      112       59       44     66
  25    1     0.08   0.24   0.32    0.78      19 M     30 M    0.38    0.63    0.02    0.04     4200     4445       11     59
  26    0     0.01   0.71   0.01    0.60     440 K    475 K    0.07    0.31    0.01    0.01       56       14       13     66
  27    1     0.12   0.36   0.34    0.81      42 M     58 M    0.26    0.44    0.03    0.05     2520     2405        2     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.13   0.47   0.28    0.84     468 M    582 M    0.20    0.34    0.03    0.03    33992    28605    14314     58
 SKT    1     0.12   0.40   0.29    0.87     274 M    430 M    0.36    0.52    0.02    0.03    28672    22402     1025     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.43   0.28    0.85     743 M   1013 M    0.27    0.43    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   34 G ; Active cycles:   79 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.29 %

 C1 core residency: 52.71 %; C3 core residency: 1.93 %; C6 core residency: 12.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 3.07 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       32 G     32 G   |   33%    33%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  136 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    54.69    40.54     277.89      51.26         114.07
 SKT   1    32.57    43.93     295.16      50.58         125.32
---------------------------------------------------------------------------------------------------------------
       *    87.27    84.47     573.05     101.83         117.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",

	LC_MEASUREMENT = "he_IL.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_CTYPE = "en_US.UTF-8",
 ($Format:%ci ID=%h$)	LC_NAME = "he_IL.UTF-8",

	LANG = "en_US.UTF-8"

    are supported and installed on your system.
 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 66b3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2314.76 --||-- Mem Ch  0: Reads (MB/s):  2715.52 --|
|--            Writes(MB/s):  1242.78 --||--            Writes(MB/s):  2747.82 --|
|-- Mem Ch  1: Reads (MB/s):  2353.59 --||-- Mem Ch  1: Reads (MB/s):  2708.94 --|
|--            Writes(MB/s):  1250.34 --||--            Writes(MB/s):  2746.41 --|
|-- Mem Ch  2: Reads (MB/s):  2354.53 --||-- Mem Ch  2: Reads (MB/s):  2722.38 --|
|--            Writes(MB/s):  1245.16 --||--            Writes(MB/s):  2744.82 --|
|-- Mem Ch  3: Reads (MB/s):  2345.25 --||-- Mem Ch  3: Reads (MB/s):  2754.10 --|
|--            Writes(MB/s):  1246.08 --||--            Writes(MB/s):  2753.66 --|
|-- NODE 0 Mem Read (MB/s) :  9368.12 --||-- NODE 1 Mem Read (MB/s) : 10900.94 --|
|-- NODE 0 Mem Write(MB/s) :  4984.36 --||-- NODE 1 Mem Write(MB/s) : 10992.70 --|
|-- NODE 0 P. Write (T/s):     140456 --||-- NODE 1 P. Write (T/s):     156216 --|
|-- NODE 0 Memory (MB/s):    14352.48 --||-- NODE 1 Memory (MB/s):    21893.64 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      20269.06                --|
            |--                System Write Throughput(MB/s):      15977.06                --|
            |--               System Memory Throughput(MB/s):      36246.12                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 678d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      14 K        24      25 M   212 M     72       0     746 K
 1     197 M       773 K    40 M   286 M    196 M     0    1006 K
-----------------------------------------------------------------------
 *     197 M       773 K    65 M   499 M    196 M     0    1752 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.32        Core1: 28.42        
Core2: 35.14        Core3: 15.65        
Core4: 14.24        Core5: 26.04        
Core6: 24.49        Core7: 16.49        
Core8: 38.63        Core9: 34.14        
Core10: 37.19        Core11: 42.10        
Core12: 27.63        Core13: 13.65        
Core14: 25.66        Core15: 35.67        
Core16: 33.73        Core17: 16.97        
Core18: 16.17        Core19: 24.38        
Core20: 16.21        Core21: 18.08        
Core22: 32.50        Core23: 29.20        
Core24: 38.12        Core25: 16.93        
Core26: 26.33        Core27: 11.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.98
Socket1: 17.87
DDR read Latency(ns)
Socket0: 1250.75
Socket1: 999.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.67        Core1: 28.61        
Core2: 34.27        Core3: 15.76        
Core4: 14.36        Core5: 26.43        
Core6: 24.08        Core7: 16.69        
Core8: 35.93        Core9: 34.61        
Core10: 37.00        Core11: 43.75        
Core12: 31.12        Core13: 13.33        
Core14: 25.68        Core15: 36.19        
Core16: 34.99        Core17: 17.09        
Core18: 16.21        Core19: 23.88        
Core20: 16.34        Core21: 21.64        
Core22: 31.50        Core23: 30.09        
Core24: 37.99        Core25: 17.18        
Core26: 25.98        Core27: 12.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.80
Socket1: 18.80
DDR read Latency(ns)
Socket0: 1218.43
Socket1: 988.27
irq_total: 347854.73100422
cpu_total: 29.45
cpu_0: 47.61
cpu_1: 3.79
cpu_2: 10.31
cpu_3: 38.76
cpu_4: 38.30
cpu_5: 20.35
cpu_6: 28.79
cpu_7: 35.11
cpu_8: 0.13
cpu_9: 6.45
cpu_10: 51.86
cpu_11: 0.07
cpu_12: 2.93
cpu_13: 41.89
cpu_14: 21.48
cpu_15: 17.82
cpu_16: 40.49
cpu_17: 35.97
cpu_18: 34.84
cpu_19: 22.81
cpu_20: 34.57
cpu_21: 80.92
cpu_22: 41.22
cpu_23: 45.35
cpu_24: 4.59
cpu_25: 37.30
cpu_26: 27.86
cpu_27: 53.12
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12400601519
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12400601519
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1516036
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1516036
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12406879483
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12406879483
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1653887
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1653887
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1515933
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1515933
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12331473358
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12331473358
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1653921
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1653921
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12385983926
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12385983926


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.43        Core1: 29.06        
Core2: 33.90        Core3: 15.86        
Core4: 14.26        Core5: 25.50        
Core6: 24.17        Core7: 16.54        
Core8: 34.35        Core9: 34.41        
Core10: 38.63        Core11: 43.31        
Core12: 26.41        Core13: 13.69        
Core14: 25.43        Core15: 36.54        
Core16: 33.75        Core17: 16.92        
Core18: 16.19        Core19: 24.42        
Core20: 16.35        Core21: 18.23        
Core22: 32.56        Core23: 28.97        
Core24: 37.57        Core25: 17.09        
Core26: 25.82        Core27: 11.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.26
Socket1: 17.98
DDR read Latency(ns)
Socket0: 1254.09
Socket1: 1010.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.47        Core1: 29.80        
Core2: 35.93        Core3: 15.57        
Core4: 14.13        Core5: 25.88        
Core6: 25.04        Core7: 16.62        
Core8: 36.59        Core9: 34.98        
Core10: 36.03        Core11: 41.36        
Core12: 33.01        Core13: 13.18        
Core14: 25.58        Core15: 35.98        
Core16: 35.48        Core17: 17.03        
Core18: 16.08        Core19: 23.53        
Core20: 16.43        Core21: 22.42        
Core22: 31.27        Core23: 30.96        
Core24: 38.00        Core25: 16.92        
Core26: 25.12        Core27: 12.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.52
Socket1: 19.01
DDR read Latency(ns)
Socket0: 1209.41
Socket1: 993.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.71        Core1: 27.34        
Core2: 35.04        Core3: 15.73        
Core4: 14.10        Core5: 25.88        
Core6: 24.26        Core7: 16.60        
Core8: 36.98        Core9: 34.72        
Core10: 37.91        Core11: 42.01        
Core12: 26.34        Core13: 13.14        
Core14: 25.63        Core15: 36.06        
Core16: 33.76        Core17: 16.96        
Core18: 16.13        Core19: 24.31        
Core20: 16.39        Core21: 20.39        
Core22: 31.97        Core23: 29.46        
Core24: 34.89        Core25: 17.03        
Core26: 25.91        Core27: 12.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.02
Socket1: 18.51
DDR read Latency(ns)
Socket0: 1214.08
Socket1: 997.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.84        Core1: 28.88        
Core2: 34.71        Core3: 15.52        
Core4: 14.29        Core5: 26.40        
Core6: 24.39        Core7: 16.52        
Core8: 36.15        Core9: 34.77        
Core10: 36.95        Core11: 39.39        
Core12: 23.55        Core13: 13.40        
Core14: 25.86        Core15: 34.69        
Core16: 32.76        Core17: 16.90        
Core18: 16.27        Core19: 23.85        
Core20: 16.44        Core21: 20.08        
Core22: 31.67        Core23: 28.65        
Core24: 38.02        Core25: 16.85        
Core26: 27.40        Core27: 12.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.76
Socket1: 18.36
DDR read Latency(ns)
Socket0: 1211.84
Socket1: 998.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26925
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413034386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413038458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206574521; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206574521; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206574504; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206574504; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206573867; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206573867; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206573403; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206573403; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005483275; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5292203; Consumed Joules: 323.01; Watts: 53.79; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 3636486; Consumed DRAM Joules: 55.64; DRAM Watts: 9.27
S1P0; QPIClocks: 14412990554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412993710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206591969; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206591969; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206593001; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206593001; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206595446; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206595446; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206623252; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206623252; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005448304; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5910714; Consumed Joules: 360.76; Watts: 60.08; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4521985; Consumed DRAM Joules: 69.19; DRAM Watts: 11.52
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 69ff
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.21   0.36   0.58    1.14      27 M     46 M    0.40    0.52    0.01    0.02     4816      862      478     64
   1    1     0.02   0.57   0.04    0.60    1009 K   1807 K    0.44    0.12    0.00    0.01      168      158       15     60
   2    0     0.07   0.64   0.11    0.60    7986 K   8176 K    0.02    0.22    0.01    0.01      168       53      224     64
   3    1     0.11   0.30   0.35    0.82      27 M     41 M    0.34    0.51    0.03    0.04     4424     4168       16     60
   4    0     0.13   0.37   0.34    0.81      14 M     30 M    0.50    0.61    0.01    0.02     4928      961       53     64
   5    1     0.13   1.01   0.13    0.60    4335 K   8498 K    0.49    0.28    0.00    0.01       56      281        5     61
   6    0     0.21   0.86   0.25    0.68    9330 K     14 M    0.35    0.43    0.00    0.01      336      115      172     64
   7    1     0.06   0.22   0.26    0.70      27 M     36 M    0.25    0.52    0.05    0.06     4816     4215       25     59
   8    0     0.00   0.34   0.00    0.60      69 K    109 K    0.37    0.09    0.02    0.03       56       13        0     64
   9    1     0.05   0.58   0.08    0.60    4025 K   4277 K    0.06    0.07    0.01    0.01       56       17        1     59
  10    0     0.12   0.19   0.61    1.18     137 M    153 M    0.10    0.15    0.12    0.13      224        0      155     62
  11    1     0.00   0.35   0.00    0.60      35 K     55 K    0.35    0.12    0.02    0.02        0        0        0     58
  12    0     0.01   0.41   0.03    0.60     382 K    964 K    0.60    0.14    0.00    0.01       56        7        4     64
  13    1     0.19   0.42   0.46    0.93      19 M     37 M    0.49    0.63    0.01    0.02      560      240      266     58
  14    0     0.14   0.80   0.17    0.60    7831 K     10 M    0.27    0.41    0.01    0.01      168      332       20     65
  15    1     0.11   0.72   0.15    0.60      10 M     10 M    0.06    0.28    0.01    0.01      112       16      336     58
  16    0     0.08   0.27   0.30    0.76     105 M    113 M    0.07    0.16    0.13    0.14     5040     9360        2     64
  17    1     0.07   0.25   0.27    0.72      29 M     39 M    0.26    0.51    0.04    0.06     4704     3994       58     59
  18    0     0.06   0.26   0.25    0.68      16 M     28 M    0.40    0.61    0.03    0.04     4144      901        2     65
  19    1     0.15   0.80   0.18    0.60    6071 K     11 M    0.47    0.46    0.00    0.01      392      159        2     59
  20    0     0.07   0.27   0.25    0.68      16 M     28 M    0.42    0.60    0.03    0.04     4200      922       31     65
  21    1     0.32   0.30   1.05    1.20      99 M    135 M    0.26    0.37    0.03    0.04     5992     4044     2683     58
  22    0     0.15   0.31   0.49    1.00     113 M    123 M    0.09    0.24    0.07    0.08     5880       35    20126     65
  23    1     0.12   0.28   0.42    0.90     104 M    118 M    0.12    0.20    0.09    0.10     3528     6257       10     59
  24    0     0.03   0.57   0.06    0.60    2884 K   2946 K    0.02    0.07    0.01    0.01       56       28       12     65
  25    1     0.07   0.23   0.29    0.74      29 M     40 M    0.28    0.50    0.04    0.06     4200     4486       40     59
  26    0     0.21   0.91   0.23    0.65      10 M     13 M    0.25    0.42    0.00    0.01      112       99       98     65
  27    1     0.46   0.72   0.64    1.20      30 M     64 M    0.53    0.45    0.01    0.01      336       31        2     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.41   0.26    0.83     471 M    575 M    0.18    0.34    0.03    0.04    30184    13688    21376     58
 SKT    1     0.13   0.43   0.31    0.88     393 M    552 M    0.29    0.42    0.02    0.03    29344    28066     3459     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.42   0.29    0.86     864 M   1127 M    0.23    0.39    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   33 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.19 %

 C1 core residency: 47.40 %; C3 core residency: 2.28 %; C6 core residency: 17.13 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.43 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 2.98 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       40 G     40 G   |   42%    42%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  151 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    47.61    25.42     270.16      46.48         124.75
 SKT   1    55.70    55.89     301.16      57.42         120.83
---------------------------------------------------------------------------------------------------------------
       *    103.31    81.31     571.33     103.89         123.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ae3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2834.66 --||-- Mem Ch  0: Reads (MB/s):  2129.85 --|
|--            Writes(MB/s):  1663.53 --||--            Writes(MB/s):  2611.79 --|
|-- Mem Ch  1: Reads (MB/s):  2849.48 --||-- Mem Ch  1: Reads (MB/s):  2136.17 --|
|--            Writes(MB/s):  1669.26 --||--            Writes(MB/s):  2615.08 --|
|-- Mem Ch  2: Reads (MB/s):  2854.73 --||-- Mem Ch  2: Reads (MB/s):  2134.00 --|
|--            Writes(MB/s):  1662.82 --||--            Writes(MB/s):  2608.52 --|
|-- Mem Ch  3: Reads (MB/s):  2851.79 --||-- Mem Ch  3: Reads (MB/s):  2159.10 --|
|--            Writes(MB/s):  1665.08 --||--            Writes(MB/s):  2618.33 --|
|-- NODE 0 Mem Read (MB/s) : 11390.66 --||-- NODE 1 Mem Read (MB/s) :  8559.12 --|
|-- NODE 0 Mem Write(MB/s) :  6660.69 --||-- NODE 1 Mem Write(MB/s) : 10453.72 --|
|-- NODE 0 P. Write (T/s):     145658 --||-- NODE 1 P. Write (T/s):     147242 --|
|-- NODE 0 Memory (MB/s):    18051.35 --||-- NODE 1 Memory (MB/s):    19012.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      19949.78                --|
            |--                System Write Throughput(MB/s):      17114.41                --|
            |--               System Memory Throughput(MB/s):      37064.19                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6bba
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8616         108      26 M   195 M      0       0    1019 K
 1     196 M       902 K    41 M   271 M    187 M     0     806 K
-----------------------------------------------------------------------
 *     196 M       902 K    68 M   467 M    187 M     0    1825 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.17        Core1: 22.96        
Core2: 30.47        Core3: 16.05        
Core4: 21.03        Core5: 38.58        
Core6: 27.38        Core7: 14.64        
Core8: 27.26        Core9: 38.70        
Core10: 27.81        Core11: 26.70        
Core12: 24.85        Core13: 18.80        
Core14: 27.00        Core15: 34.83        
Core16: 34.09        Core17: 14.32        
Core18: 12.77        Core19: 26.75        
Core20: 13.47        Core21: 16.08        
Core22: 29.00        Core23: 14.41        
Core24: 37.53        Core25: 15.81        
Core26: 30.62        Core27: 30.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.44
Socket1: 18.49
DDR read Latency(ns)
Socket0: 1048.10
Socket1: 1296.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.07        Core1: 24.04        
Core2: 29.92        Core3: 16.04        
Core4: 20.76        Core5: 38.58        
Core6: 28.03        Core7: 14.69        
Core8: 28.59        Core9: 39.16        
Core10: 29.30        Core11: 25.95        
Core12: 24.86        Core13: 18.92        
Core14: 26.39        Core15: 36.92        
Core16: 34.06        Core17: 14.56        
Core18: 12.90        Core19: 26.20        
Core20: 13.29        Core21: 16.09        
Core22: 29.61        Core23: 14.48        
Core24: 37.74        Core25: 15.80        
Core26: 28.98        Core27: 31.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.73
Socket1: 18.56
DDR read Latency(ns)
Socket0: 1054.35
Socket1: 1303.74
irq_total: 348057.431803382
cpu_total: 27.45
cpu_0: 45.35
cpu_1: 15.89
cpu_2: 10.51
cpu_3: 37.10
cpu_4: 32.91
cpu_5: 10.24
cpu_6: 3.39
cpu_7: 40.16
cpu_8: 17.82
cpu_9: 14.96
cpu_10: 35.77
cpu_11: 9.04
cpu_12: 10.57
cpu_13: 52.86
cpu_14: 8.58
cpu_15: 4.06
cpu_16: 41.29
cpu_17: 47.41
cpu_18: 40.43
cpu_19: 18.75
cpu_20: 38.16
cpu_21: 67.62
cpu_22: 36.10
cpu_23: 41.02
cpu_24: 4.85
cpu_25: 38.43
cpu_26: 2.06
cpu_27: 43.48
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1580902
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1580902
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 11826502292
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11826502292
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 11893862746
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11893862746
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12334340152
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12334340152
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12340257587
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12340257587
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1486252
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1486252
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1581556
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1581556
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1486081
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1486081


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.94        Core1: 24.08        
Core2: 29.86        Core3: 16.15        
Core4: 20.80        Core5: 36.83        
Core6: 27.52        Core7: 14.66        
Core8: 29.28        Core9: 40.14        
Core10: 34.30        Core11: 28.23        
Core12: 24.90        Core13: 18.26        
Core14: 25.83        Core15: 36.19        
Core16: 34.20        Core17: 14.54        
Core18: 13.38        Core19: 25.88        
Core20: 13.15        Core21: 16.23        
Core22: 29.71        Core23: 14.38        
Core24: 37.41        Core25: 15.92        
Core26: 28.88        Core27: 31.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.48
Socket1: 18.55
DDR read Latency(ns)
Socket0: 1059.67
Socket1: 1291.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.59        Core1: 24.13        
Core2: 30.47        Core3: 16.30        
Core4: 17.98        Core5: 40.77        
Core6: 28.25        Core7: 15.17        
Core8: 27.82        Core9: 39.58        
Core10: 33.43        Core11: 26.90        
Core12: 21.55        Core13: 18.76        
Core14: 25.28        Core15: 36.32        
Core16: 33.99        Core17: 15.05        
Core18: 13.79        Core19: 26.09        
Core20: 13.79        Core21: 16.20        
Core22: 29.37        Core23: 14.58        
Core24: 38.15        Core25: 16.15        
Core26: 29.16        Core27: 31.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.58
Socket1: 18.82
DDR read Latency(ns)
Socket0: 1033.82
Socket1: 1305.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.66        Core1: 24.17        
Core2: 30.35        Core3: 16.18        
Core4: 16.78        Core5: 41.84        
Core6: 33.25        Core7: 15.57        
Core8: 25.88        Core9: 38.97        
Core10: 33.25        Core11: 23.14        
Core12: 19.78        Core13: 18.65        
Core14: 24.19        Core15: 36.41        
Core16: 34.07        Core17: 15.32        
Core18: 14.16        Core19: 27.46        
Core20: 14.20        Core21: 16.00        
Core22: 29.26        Core23: 14.21        
Core24: 38.12        Core25: 16.50        
Core26: 31.76        Core27: 30.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.03
Socket1: 18.75
DDR read Latency(ns)
Socket0: 1026.67
Socket1: 1296.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.63        Core1: 24.26        
Core2: 30.28        Core3: 16.58        
Core4: 16.93        Core5: 41.95        
Core6: 33.26        Core7: 15.61        
Core8: 27.31        Core9: 39.05        
Core10: 33.13        Core11: 27.62        
Core12: 19.81        Core13: 19.40        
Core14: 24.15        Core15: 35.25        
Core16: 33.99        Core17: 15.35        
Core18: 14.13        Core19: 26.73        
Core20: 14.14        Core21: 15.98        
Core22: 29.19        Core23: 14.41        
Core24: 37.94        Core25: 16.56        
Core26: 32.41        Core27: 31.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.02
Socket1: 19.00
DDR read Latency(ns)
Socket0: 1021.53
Socket1: 1293.92
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27995
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415307730; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415311190; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207720699; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207720699; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207720539; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207720539; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207720535; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207720535; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207719767; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207719767; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006465014; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5325399; Consumed Joules: 325.04; Watts: 54.12; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 3977303; Consumed DRAM Joules: 60.85; DRAM Watts: 10.13
S1P0; QPIClocks: 14415380134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415383754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207777551; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207777551; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207777609; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207777609; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207778503; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207778503; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207778939; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207778939; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006511183; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5824258; Consumed Joules: 355.48; Watts: 59.19; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4194925; Consumed DRAM Joules: 64.18; DRAM Watts: 10.69
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e2c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.21   0.36   0.58    1.15      20 M     41 M    0.50    0.55    0.01    0.02     4928     1565      164     64
   1    1     0.12   0.76   0.15    0.60    3114 K   6604 K    0.53    0.33    0.00    0.01      112      490       24     60
   2    0     0.08   0.66   0.12    0.62    5577 K   5701 K    0.02    0.27    0.01    0.01      224       87      224     64
   3    1     0.08   0.29   0.29    0.74      27 M     38 M    0.29    0.52    0.03    0.05     4872     3697       12     60
   4    0     0.12   0.39   0.31    0.76      21 M     31 M    0.33    0.53    0.02    0.03     5096     1312       45     65
   5    1     0.06   0.77   0.07    0.60    5632 K   6612 K    0.15    0.15    0.01    0.01      112       75      164     61
   6    0     0.01   0.60   0.02    0.60     470 K    735 K    0.36    0.14    0.00    0.01      224       11        6     65
   7    1     0.12   0.35   0.35    0.83      27 M     42 M    0.36    0.50    0.02    0.03     5040     4169       19     59
   8    0     0.13   0.83   0.15    0.60    7829 K   8245 K    0.05    0.44    0.01    0.01      448      345      209     64
   9    1     0.10   0.88   0.11    0.60    8038 K   9190 K    0.13    0.19    0.01    0.01        0       40      183     59
  10    0     0.07   0.25   0.29    0.74      97 M    107 M    0.09    0.17    0.13    0.15     4032    10451       13     63
  11    1     0.06   0.89   0.06    0.60    2343 K   4106 K    0.43    0.29    0.00    0.01      112      102       12     58
  12    0     0.08   0.85   0.10    0.60    2684 K   4345 K    0.38    0.49    0.00    0.01      112       69       16     64
  13    1     0.39   0.56   0.70    1.20      40 M     71 M    0.43    0.40    0.01    0.02     1008     1457      145     58
  14    0     0.07   0.74   0.10    0.60    2498 K   3070 K    0.19    0.37    0.00    0.00      112      217       20     64
  15    1     0.03   0.56   0.05    0.60    2806 K   3018 K    0.07    0.11    0.01    0.01       56       59       16     58
  16    0     0.04   0.12   0.35    0.81     136 M    147 M    0.07    0.13    0.34    0.37     5208    10694        1     64
  17    1     0.20   0.41   0.48    0.98      32 M     50 M    0.34    0.48    0.02    0.03     4760     4425      113     58
  18    0     0.12   0.37   0.33    0.79      16 M     30 M    0.46    0.61    0.01    0.02     3808     1646       33     65
  19    1     0.15   0.91   0.16    0.61    6445 K   8600 K    0.25    0.43    0.00    0.01      280      158      165     59
  20    0     0.12   0.40   0.30    0.77      15 M     26 M    0.40    0.63    0.01    0.02     5600     1321      202     65
  21    1     0.24   0.27   0.86    1.20      74 M    114 M    0.35    0.43    0.03    0.05     4928     4619      125     59
  22    0     0.11   0.35   0.32    0.78      96 M    106 M    0.10    0.24    0.08    0.09     3472    11511        0     65
  23    1     0.23   0.57   0.40    0.87      23 M     44 M    0.48    0.55    0.01    0.02      392      345       22     59
  24    0     0.04   0.58   0.07    0.60    3470 K   3553 K    0.02    0.08    0.01    0.01        0       42       59     66
  25    1     0.07   0.24   0.29    0.74      28 M     39 M    0.27    0.52    0.04    0.06     3528     3875        9     60
  26    0     0.01   0.38   0.03    0.60     765 K   1227 K    0.38    0.24    0.01    0.01      168       37       26     66
  27    1     0.06   0.16   0.40    0.88     121 M    134 M    0.10    0.20    0.19    0.21     4592     6796        9     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.09   0.40   0.22    0.78     427 M    518 M    0.17    0.35    0.04    0.04    33432    39308     1018     58
 SKT    1     0.14   0.43   0.31    0.89     404 M    573 M    0.29    0.42    0.02    0.03    29792    30307     1018     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.42   0.27    0.84     832 M   1091 M    0.24    0.39    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   31 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.51 %

 C1 core residency: 55.02 %; C3 core residency: 4.21 %; C6 core residency: 9.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.46 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     29 G   |   30%    30%   
 SKT    1       27 G     27 G   |   28%    28%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    56.54    33.48     268.74      50.10         109.23
 SKT   1    41.82    52.89     300.09      54.12         113.81
---------------------------------------------------------------------------------------------------------------
       *    98.37    86.36     568.83     104.22         111.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f0f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2844.61 --||-- Mem Ch  0: Reads (MB/s):  1678.12 --|
|--            Writes(MB/s):  2792.69 --||--            Writes(MB/s):  1515.87 --|
|-- Mem Ch  1: Reads (MB/s):  2863.43 --||-- Mem Ch  1: Reads (MB/s):  1667.01 --|
|--            Writes(MB/s):  2800.59 --||--            Writes(MB/s):  1522.39 --|
|-- Mem Ch  2: Reads (MB/s):  2875.78 --||-- Mem Ch  2: Reads (MB/s):  1674.62 --|
|--            Writes(MB/s):  2794.11 --||--            Writes(MB/s):  1514.20 --|
|-- Mem Ch  3: Reads (MB/s):  2864.19 --||-- Mem Ch  3: Reads (MB/s):  1709.09 --|
|--            Writes(MB/s):  2793.60 --||--            Writes(MB/s):  1528.22 --|
|-- NODE 0 Mem Read (MB/s) : 11448.02 --||-- NODE 1 Mem Read (MB/s) :  6728.83 --|
|-- NODE 0 Mem Write(MB/s) : 11180.98 --||-- NODE 1 Mem Write(MB/s) :  6080.69 --|
|-- NODE 0 P. Write (T/s):     148969 --||-- NODE 1 P. Write (T/s):     136293 --|
|-- NODE 0 Memory (MB/s):    22629.00 --||-- NODE 1 Memory (MB/s):    12809.52 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      18176.86                --|
            |--                System Write Throughput(MB/s):      17261.67                --|
            |--               System Memory Throughput(MB/s):      35438.52                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6fe4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8124          24      31 M   220 M    552       0     928 K
 1     197 M      1044 K    32 M   261 M    195 M     0    1028 K
-----------------------------------------------------------------------
 *     197 M      1044 K    63 M   482 M    195 M     0    1957 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.24        Core1: 26.12        
Core2: 25.77        Core3: 14.41        
Core4: 14.84        Core5: 40.43        
Core6: 35.46        Core7: 14.57        
Core8: 40.51        Core9: 34.82        
Core10: 29.26        Core11: 32.51        
Core12: 21.92        Core13: 21.15        
Core14: 25.25        Core15: 32.05        
Core16: 30.96        Core17: 13.92        
Core18: 15.13        Core19: 31.95        
Core20: 15.02        Core21: 22.61        
Core22: 29.93        Core23: 16.49        
Core24: 34.62        Core25: 15.74        
Core26: 23.98        Core27: 12.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.75
Socket1: 17.19
DDR read Latency(ns)
Socket0: 1012.70
Socket1: 1406.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.66        Core1: 25.47        
Core2: 25.69        Core3: 14.55        
Core4: 14.15        Core5: 35.61        
Core6: 35.20        Core7: 14.64        
Core8: 37.88        Core9: 34.58        
Core10: 29.39        Core11: 32.22        
Core12: 22.12        Core13: 23.35        
Core14: 24.90        Core15: 35.01        
Core16: 31.21        Core17: 14.17        
Core18: 15.53        Core19: 31.74        
Core20: 15.41        Core21: 22.51        
Core22: 30.07        Core23: 16.30        
Core24: 34.44        Core25: 16.10        
Core26: 23.27        Core27: 12.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.66
Socket1: 17.39
DDR read Latency(ns)
Socket0: 1004.73
Socket1: 1405.71
irq_total: 397307.58158294
cpu_total: 29.28
cpu_0: 29.92
cpu_1: 5.92
cpu_2: 31.25
cpu_3: 37.90
cpu_4: 39.96
cpu_5: 0.27
cpu_6: 27.26
cpu_7: 38.56
cpu_8: 8.78
cpu_9: 6.18
cpu_10: 57.18
cpu_11: 2.46
cpu_12: 3.26
cpu_13: 37.83
cpu_14: 36.77
cpu_15: 5.85
cpu_16: 45.88
cpu_17: 51.73
cpu_18: 36.37
cpu_19: 23.07
cpu_20: 36.10
cpu_21: 57.51
cpu_22: 37.37
cpu_23: 43.09
cpu_24: 11.84
cpu_25: 35.24
cpu_26: 26.66
cpu_27: 45.61
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1665845
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1665845
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12253061588
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12253061588
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1548425
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1548425
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1665785
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1665785
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12329609749
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12329609749
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12401261379
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12401261379
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12395036687
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12395036687
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1548443
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1548443


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.89        Core1: 23.09        
Core2: 24.21        Core3: 13.49        
Core4: 12.81        Core5: 27.18        
Core6: 31.26        Core7: 13.59        
Core8: 37.64        Core9: 34.65        
Core10: 29.37        Core11: 32.72        
Core12: 23.15        Core13: 23.15        
Core14: 23.69        Core15: 34.95        
Core16: 31.38        Core17: 13.28        
Core18: 14.08        Core19: 28.97        
Core20: 14.02        Core21: 24.97        
Core22: 29.06        Core23: 15.77        
Core24: 34.36        Core25: 14.58        
Core26: 23.02        Core27: 12.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.55
Socket1: 16.95
DDR read Latency(ns)
Socket0: 991.82
Socket1: 1538.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.94        Core1: 24.80        
Core2: 23.59        Core3: 13.15        
Core4: 12.74        Core5: 34.89        
Core6: 31.82        Core7: 13.60        
Core8: 35.82        Core9: 34.42        
Core10: 29.32        Core11: 33.76        
Core12: 23.20        Core13: 24.25        
Core14: 23.92        Core15: 34.98        
Core16: 32.16        Core17: 13.06        
Core18: 13.86        Core19: 28.99        
Core20: 13.91        Core21: 25.07        
Core22: 28.61        Core23: 15.36        
Core24: 34.12        Core25: 14.52        
Core26: 23.20        Core27: 11.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.22
Socket1: 16.63
DDR read Latency(ns)
Socket0: 995.04
Socket1: 1676.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.07        Core1: 25.84        
Core2: 24.20        Core3: 13.46        
Core4: 12.80        Core5: 37.63        
Core6: 33.30        Core7: 13.49        
Core8: 39.91        Core9: 35.30        
Core10: 29.19        Core11: 32.43        
Core12: 22.63        Core13: 21.58        
Core14: 23.44        Core15: 34.52        
Core16: 30.79        Core17: 13.25        
Core18: 14.09        Core19: 30.80        
Core20: 13.96        Core21: 25.21        
Core22: 28.66        Core23: 16.42        
Core24: 34.32        Core25: 14.70        
Core26: 23.12        Core27: 12.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.46
Socket1: 17.05
DDR read Latency(ns)
Socket0: 989.76
Socket1: 1508.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.01        Core1: 25.74        
Core2: 26.09        Core3: 14.56        
Core4: 14.05        Core5: 38.38        
Core6: 32.85        Core7: 14.60        
Core8: 36.59        Core9: 34.87        
Core10: 29.47        Core11: 32.81        
Core12: 22.20        Core13: 23.15        
Core14: 24.50        Core15: 35.68        
Core16: 31.29        Core17: 14.29        
Core18: 15.40        Core19: 29.79        
Core20: 15.25        Core21: 22.86        
Core22: 29.84        Core23: 16.33        
Core24: 34.45        Core25: 15.84        
Core26: 24.00        Core27: 12.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.60
Socket1: 17.49
DDR read Latency(ns)
Socket0: 1010.01
Socket1: 1396.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29060
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416582278; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416586758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208377170; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208377170; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208386294; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208386294; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208366156; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208366156; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208367706; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208367706; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006976602; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5579701; Consumed Joules: 340.56; Watts: 56.70; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4251983; Consumed DRAM Joules: 65.06; DRAM Watts: 10.83
S1P0; QPIClocks: 14416618126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416622430; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208417493; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208417493; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208410172; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208410172; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208413497; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208413497; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208434190; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208434190; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007048564; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5821771; Consumed Joules: 355.33; Watts: 59.16; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 3946423; Consumed DRAM Joules: 60.38; DRAM Watts: 10.05
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7255
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.36   0.29    0.76      27 M     37 M    0.26    0.47    0.03    0.04     2464     2260      162     65
   1    1     0.05   0.60   0.08    0.60    1500 K   2755 K    0.46    0.13    0.00    0.01      336      217       16     60
   2    0     0.23   0.84   0.27    0.71      14 M     18 M    0.20    0.43    0.01    0.01      728      124      638     63
   3    1     0.10   0.31   0.32    0.78      16 M     31 M    0.47    0.60    0.02    0.03     4984     3497        8     60
   4    0     0.09   0.33   0.26    0.76      19 M     31 M    0.37    0.54    0.02    0.04     5208     2520       32     64
   5    1     0.00   0.48   0.00    0.60      86 K    115 K    0.25    0.15    0.01    0.02       56       13        4     61
   6    0     0.17   0.74   0.23    0.65      11 M     13 M    0.13    0.38    0.01    0.01      168       82       46     64
   7    1     0.11   0.31   0.35    0.81      20 M     32 M    0.38    0.58    0.02    0.03     5096     3295      161     59
   8    0     0.06   0.79   0.08    0.60    3894 K   4373 K    0.11    0.26    0.01    0.01      224      234       12     63
   9    1     0.05   0.55   0.08    0.61    3779 K   4045 K    0.07    0.08    0.01    0.01      112       19       24     59
  10    0     0.21   0.29   0.73    1.19     152 M    176 M    0.14    0.20    0.07    0.08     5992    20627      188     62
  11    1     0.02   0.49   0.04    0.60    1291 K   1797 K    0.28    0.05    0.01    0.01      112        5        3     58
  12    0     0.03   0.64   0.05    0.60    1265 K   2020 K    0.37    0.08    0.00    0.01        0       10       12     63
  13    1     0.13   0.37   0.36    0.83      37 M     49 M    0.24    0.42    0.03    0.04     1064       19     1553     59
  14    0     0.29   0.82   0.35    0.81      14 M     22 M    0.36    0.38    0.01    0.01        0      213       54     63
  15    1     0.05   0.57   0.08    0.62    3890 K   4152 K    0.06    0.11    0.01    0.01      168       55       31     58
  16    0     0.15   0.26   0.56    1.08     134 M    148 M    0.10    0.21    0.09    0.10     5768       14    18016     63
  17    1     0.24   0.39   0.63    1.18      31 M     50 M    0.38    0.50    0.01    0.02     5488     3681      355     58
  18    0     0.07   0.26   0.27    0.72      15 M     27 M    0.44    0.63    0.02    0.04     5544     2853       16     64
  19    1     0.15   0.78   0.20    0.62    8640 K     10 M    0.18    0.43    0.01    0.01      224      133        7     59
  20    0     0.07   0.26   0.27    0.72      15 M     26 M    0.44    0.64    0.02    0.04     5152     2765       21     64
  21    1     0.15   0.20   0.78    1.20     110 M    138 M    0.20    0.30    0.07    0.09     7224     8726       40     59
  22    0     0.18   0.46   0.39    0.87      74 M     88 M    0.15    0.28    0.04    0.05     2520     4736        9     64
  23    1     0.27   0.63   0.43    0.92      24 M     40 M    0.39    0.54    0.01    0.02      392      198      264     59
  24    0     0.08   0.85   0.10    0.60    5503 K   6750 K    0.18    0.27    0.01    0.01        0       87      126     65
  25    1     0.06   0.24   0.27    0.72      22 M     31 M    0.28    0.58    0.04    0.05     4088     3348       67     60
  26    0     0.18   0.77   0.23    0.66    7151 K     12 M    0.45    0.46    0.00    0.01      168      121       73     65
  27    1     0.20   0.35   0.56    1.07      20 M     45 M    0.56    0.65    0.01    0.02      448       72      378     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.14   0.47   0.29    0.82     498 M    617 M    0.19    0.35    0.03    0.03    33936    36646    19405     57
 SKT    1     0.11   0.38   0.30    0.91     302 M    443 M    0.32    0.49    0.02    0.03    29792    23278     2911     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.12   0.42   0.29    0.86     801 M   1060 M    0.24    0.42    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   35 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.11 %

 C1 core residency: 56.67 %; C3 core residency: 0.71 %; C6 core residency: 8.51 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.57 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.12 => corresponds to 3.11 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       38 G     38 G   |   39%    39%   
 SKT    1       45 G     45 G   |   47%    47%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  168 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    56.07    53.11     283.48      54.26         115.98
 SKT   1    38.01    35.16     298.50      49.90         125.61
---------------------------------------------------------------------------------------------------------------
       *    94.08    88.27     581.98     104.16         119.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",

	LANG = "en_US.UTF-8"
    are supported and installed on your system.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7339
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2584.85 --||-- Mem Ch  0: Reads (MB/s):  2376.77 --|
|--            Writes(MB/s):  1496.68 --||--            Writes(MB/s):  2612.01 --|
|-- Mem Ch  1: Reads (MB/s):  2604.18 --||-- Mem Ch  1: Reads (MB/s):  2390.53 --|
|--            Writes(MB/s):  1500.77 --||--            Writes(MB/s):  2617.25 --|
|-- Mem Ch  2: Reads (MB/s):  2607.83 --||-- Mem Ch  2: Reads (MB/s):  2396.98 --|
|--            Writes(MB/s):  1497.24 --||--            Writes(MB/s):  2612.90 --|
|-- Mem Ch  3: Reads (MB/s):  2611.86 --||-- Mem Ch  3: Reads (MB/s):  2436.29 --|
|--            Writes(MB/s):  1498.59 --||--            Writes(MB/s):  2627.77 --|
|-- NODE 0 Mem Read (MB/s) : 10408.73 --||-- NODE 1 Mem Read (MB/s) :  9600.57 --|
|-- NODE 0 Mem Write(MB/s) :  5993.28 --||-- NODE 1 Mem Write(MB/s) : 10469.93 --|
|-- NODE 0 P. Write (T/s):     142204 --||-- NODE 1 P. Write (T/s):     149383 --|
|-- NODE 0 Memory (MB/s):    16402.01 --||-- NODE 1 Memory (MB/s):    20070.50 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      20009.30                --|
            |--                System Write Throughput(MB/s):      16463.21                --|
            |--               System Memory Throughput(MB/s):      36472.51                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 740e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8304         120      24 M   216 M    528       0    1084 K
 1     197 M       747 K    37 M   269 M    194 M     0     783 K
-----------------------------------------------------------------------
 *     197 M       747 K    62 M   485 M    194 M     0    1868 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.69        Core1: 35.44        
Core2: 25.19        Core3: 16.20        
Core4: 12.97        Core5: 25.80        
Core6: 26.31        Core7: 15.36        
Core8: 29.87        Core9: 34.30        
Core10: 26.64        Core11: 38.91        
Core12: 23.23        Core13: 19.36        
Core14: 27.59        Core15: 34.58        
Core16: 31.32        Core17: 16.22        
Core18: 15.56        Core19: 29.79        
Core20: 15.73        Core21: 15.40        
Core22: 37.68        Core23: 22.98        
Core24: 38.86        Core25: 16.51        
Core26: 43.16        Core27: 36.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.11
Socket1: 20.16
DDR read Latency(ns)
Socket0: 1052.39
Socket1: 1092.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.14        Core1: 34.41        
Core2: 25.10        Core3: 16.64        
Core4: 12.34        Core5: 25.32        
Core6: 24.51        Core7: 15.30        
Core8: 27.75        Core9: 33.24        
Core10: 26.71        Core11: 38.08        
Core12: 24.50        Core13: 17.14        
Core14: 26.15        Core15: 36.73        
Core16: 32.10        Core17: 16.67        
Core18: 15.00        Core19: 28.61        
Core20: 15.36        Core21: 15.64        
Core22: 38.52        Core23: 20.95        
Core24: 38.55        Core25: 16.63        
Core26: 39.01        Core27: 39.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.77
Socket1: 20.09
DDR read Latency(ns)
Socket0: 1020.08
Socket1: 1209.75
irq_total: 370170.220740709
cpu_total: 29.11
cpu_0: 46.41
cpu_1: 16.09
cpu_2: 21.21
cpu_3: 37.37
cpu_4: 46.14
cpu_5: 8.98
cpu_6: 10.90
cpu_7: 57.65
cpu_8: 19.95
cpu_9: 8.38
cpu_10: 62.37
cpu_11: 11.77
cpu_12: 2.46
cpu_13: 46.48
cpu_14: 17.69
cpu_15: 4.92
cpu_16: 36.17
cpu_17: 38.30
cpu_18: 38.16
cpu_19: 20.21
cpu_20: 30.25
cpu_21: 64.30
cpu_22: 40.89
cpu_23: 32.38
cpu_24: 17.02
cpu_25: 37.63
cpu_26: 0.86
cpu_27: 40.03
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12401361450
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12401361450
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1523082
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1523082
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1523060
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1523060
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1633690
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1633690
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1633739
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1633739
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12159106872
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12159106872
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12407377126
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12407377126
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12214543896
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12214543896


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.23        Core1: 34.32        
Core2: 24.41        Core3: 16.32        
Core4: 12.41        Core5: 25.82        
Core6: 25.34        Core7: 15.31        
Core8: 27.88        Core9: 33.41        
Core10: 26.69        Core11: 37.41        
Core12: 24.96        Core13: 17.21        
Core14: 26.32        Core15: 35.94        
Core16: 32.20        Core17: 16.54        
Core18: 15.07        Core19: 28.80        
Core20: 15.24        Core21: 15.57        
Core22: 38.68        Core23: 20.95        
Core24: 38.38        Core25: 16.74        
Core26: 27.19        Core27: 39.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.80
Socket1: 20.10
DDR read Latency(ns)
Socket0: 1015.62
Socket1: 1203.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.34        Core1: 34.65        
Core2: 24.37        Core3: 16.45        
Core4: 12.45        Core5: 25.05        
Core6: 24.74        Core7: 15.07        
Core8: 34.46        Core9: 33.18        
Core10: 26.70        Core11: 38.83        
Core12: 24.50        Core13: 17.47        
Core14: 26.49        Core15: 36.20        
Core16: 32.25        Core17: 16.36        
Core18: 15.16        Core19: 29.49        
Core20: 15.19        Core21: 15.52        
Core22: 38.73        Core23: 21.30        
Core24: 38.69        Core25: 16.67        
Core26: 23.26        Core27: 39.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.87
Socket1: 20.15
DDR read Latency(ns)
Socket0: 1017.82
Socket1: 1211.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.70        Core1: 34.48        
Core2: 25.10        Core3: 16.45        
Core4: 12.53        Core5: 25.68        
Core6: 25.18        Core7: 15.42        
Core8: 29.59        Core9: 33.65        
Core10: 26.71        Core11: 35.36        
Core12: 24.40        Core13: 16.84        
Core14: 26.75        Core15: 36.37        
Core16: 32.14        Core17: 16.53        
Core18: 15.09        Core19: 29.64        
Core20: 15.23        Core21: 16.24        
Core22: 38.40        Core23: 21.19        
Core24: 38.64        Core25: 16.80        
Core26: 41.11        Core27: 39.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.89
Socket1: 20.23
DDR read Latency(ns)
Socket0: 1023.30
Socket1: 1183.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.35        Core1: 34.53        
Core2: 25.29        Core3: 16.73        
Core4: 12.39        Core5: 25.49        
Core6: 25.56        Core7: 15.50        
Core8: 27.82        Core9: 33.45        
Core10: 26.73        Core11: 36.29        
Core12: 24.27        Core13: 16.74        
Core14: 26.47        Core15: 36.58        
Core16: 32.20        Core17: 16.86        
Core18: 15.04        Core19: 28.89        
Core20: 15.26        Core21: 16.29        
Core22: 38.36        Core23: 21.00        
Core24: 38.75        Core25: 16.61        
Core26: 41.42        Core27: 39.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.79
Socket1: 20.22
DDR read Latency(ns)
Socket0: 1026.69
Socket1: 1177.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30126
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413992302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413997886; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207054945; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207054945; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207064182; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207064182; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207063992; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207063992; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207063216; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207063216; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005919985; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5533987; Consumed Joules: 337.77; Watts: 56.25; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 3913299; Consumed DRAM Joules: 59.87; DRAM Watts: 9.97
S1P0; QPIClocks: 14414045034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414048202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207125549; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207125549; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207125789; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207125789; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207127049; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207127049; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207127508; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207127508; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005961552; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5828384; Consumed Joules: 355.74; Watts: 59.24; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4258583; Consumed DRAM Joules: 65.16; DRAM Watts: 10.85
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 767f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.21   0.36   0.58    1.14      24 M     43 M    0.44    0.53    0.01    0.02     3528     2024      573     64
   1    1     0.11   0.78   0.15    0.60    8261 K     10 M    0.19    0.26    0.01    0.01      112      201      190     61
   2    0     0.16   0.81   0.19    0.61    8318 K     11 M    0.25    0.43    0.01    0.01      560      115      411     63
   3    1     0.07   0.25   0.27    0.72      22 M     33 M    0.34    0.56    0.03    0.05     4984     3325       25     60
   4    0     0.25   0.43   0.58    1.09      20 M     44 M    0.54    0.54    0.01    0.02     5768     1936      165     64
   5    1     0.06   0.87   0.07    0.60    1961 K   4055 K    0.52    0.35    0.00    0.01      168      163        6     60
   6    0     0.06   0.69   0.09    0.60    1598 K   2887 K    0.45    0.35    0.00    0.00      224       47       20     64
   7    1     0.54   0.67   0.80    1.20      35 M     62 M    0.44    0.43    0.01    0.01     4984     3131      130     58
   8    0     0.14   0.84   0.16    0.60    7826 K   8469 K    0.08    0.42    0.01    0.01      280      320      173     64
   9    1     0.05   0.56   0.09    0.60    4748 K   5069 K    0.06    0.06    0.01    0.01       56       48        2     59
  10    0     0.23   0.29   0.79    1.20     170 M    195 M    0.13    0.21    0.08    0.09     6272    23412      139     62
  11    1     0.07   0.87   0.08    0.60    5260 K   6774 K    0.22    0.17    0.01    0.01      112       70      117     58
  12    0     0.02   0.61   0.04    0.60     854 K   1473 K    0.42    0.08    0.00    0.01        0       11        9     63
  13    1     0.23   0.35   0.65    1.19      45 M     83 M    0.46    0.46    0.02    0.04      224      577      147     58
  14    0     0.14   0.79   0.17    0.61    6488 K   9140 K    0.29    0.43    0.00    0.01        0      160      128     64
  15    1     0.04   0.59   0.07    0.60    3796 K   4026 K    0.06    0.11    0.01    0.01       56       77       31     58
  16    0     0.11   0.37   0.31    0.76      93 M    100 M    0.07    0.23    0.08    0.09     5992       10    15925     63
  17    1     0.07   0.24   0.28    0.73      23 M     34 M    0.30    0.55    0.04    0.05     3752     3216       62     59
  18    0     0.11   0.37   0.30    0.75      21 M     31 M    0.32    0.59    0.02    0.03     3808     1799       41     64
  19    1     0.14   0.80   0.17    0.60    9041 K     10 M    0.17    0.38    0.01    0.01      616      248        1     59
  20    0     0.07   0.28   0.26    0.70      16 M     28 M    0.44    0.61    0.02    0.04     5936     1991      113     64
  21    1     0.22   0.28   0.78    1.20      55 M     87 M    0.37    0.44    0.03    0.04     4200     5166        9     59
  22    0     0.12   0.31   0.40    0.88     109 M    118 M    0.07    0.20    0.09    0.10      336        0     1006     65
  23    1     0.12   0.44   0.27    0.72      28 M     47 M    0.41    0.48    0.02    0.04      224      229        1     60
  24    0     0.12   0.68   0.18    0.63      11 M     11 M    0.04    0.25    0.01    0.01      168       76      168     65
  25    1     0.06   0.23   0.28    0.73      24 M     35 M    0.30    0.55    0.04    0.05     4312     3121       20     60
  26    0     0.01   0.69   0.01    0.60     532 K    591 K    0.10    0.34    0.01    0.01       56       20       15     65
  27    1     0.03   0.10   0.33    0.79      99 M    108 M    0.09    0.17    0.31    0.34     4760       25     5711     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.12   0.43   0.29    0.86     492 M    607 M    0.19    0.35    0.03    0.03    32928    31921    18886     57
 SKT    1     0.13   0.42   0.31    0.88     367 M    534 M    0.31    0.43    0.02    0.03    28560    19597     6452     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.13   0.43   0.30    0.87     859 M   1142 M    0.25    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   35 G ; Active cycles:   84 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.14 %

 C1 core residency: 53.74 %; C3 core residency: 2.89 %; C6 core residency: 9.23 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.65 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.13 => corresponds to 3.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       41 G     41 G   |   43%    43%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  154 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    56.89    33.12     284.11      50.64         117.59
 SKT   1    44.22    51.69     301.76      54.93         126.75
---------------------------------------------------------------------------------------------------------------
       *    101.11    84.81     585.87     105.57         121.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7762
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  3017.63 --||-- Mem Ch  0: Reads (MB/s):  1812.17 --|
|--            Writes(MB/s):  1931.50 --||--            Writes(MB/s):  2449.61 --|
|-- Mem Ch  1: Reads (MB/s):  3032.51 --||-- Mem Ch  1: Reads (MB/s):  1825.32 --|
|--            Writes(MB/s):  1935.74 --||--            Writes(MB/s):  2457.04 --|
|-- Mem Ch  2: Reads (MB/s):  3041.12 --||-- Mem Ch  2: Reads (MB/s):  1826.11 --|
|--            Writes(MB/s):  1934.67 --||--            Writes(MB/s):  2447.46 --|
|-- Mem Ch  3: Reads (MB/s):  3028.56 --||-- Mem Ch  3: Reads (MB/s):  1838.86 --|
|--            Writes(MB/s):  1935.14 --||--            Writes(MB/s):  2457.14 --|
|-- NODE 0 Mem Read (MB/s) : 12119.82 --||-- NODE 1 Mem Read (MB/s) :  7302.46 --|
|-- NODE 0 Mem Write(MB/s) :  7737.05 --||-- NODE 1 Mem Write(MB/s) :  9811.25 --|
|-- NODE 0 P. Write (T/s):     150118 --||-- NODE 1 P. Write (T/s):     142927 --|
|-- NODE 0 Memory (MB/s):    19856.86 --||-- NODE 1 Memory (MB/s):    17113.71 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      19422.28                --|
            |--                System Write Throughput(MB/s):      17548.30                --|
            |--               System Memory Throughput(MB/s):      36970.57                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7837
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9168          48      28 M   230 M     12       0     954 K
 1     197 M      1077 K    27 M   240 M    195 M     0     907 K
-----------------------------------------------------------------------
 *     197 M      1077 K    55 M   471 M    195 M     0    1862 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.93        Core1: 27.46        
Core2: 31.52        Core3: 18.79        
Core4: 12.88        Core5: 39.90        
Core6: 26.00        Core7: 18.04        
Core8: 36.63        Core9: 36.50        
Core10: 32.55        Core11: 38.87        
Core12: 21.46        Core13: 15.30        
Core14: 25.59        Core15: 26.29        
Core16: 40.58        Core17: 12.40        
Core18: 13.95        Core19: 23.94        
Core20: 13.59        Core21: 15.19        
Core22: 28.06        Core23: 27.41        
Core24: 39.69        Core25: 12.88        
Core26: 28.45        Core27: 25.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.80
Socket1: 18.96
DDR read Latency(ns)
Socket0: 950.75
Socket1: 1325.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.95        Core1: 26.65        
Core2: 29.56        Core3: 18.91        
Core4: 12.91        Core5: 40.74        
Core6: 25.89        Core7: 17.48        
Core8: 37.37        Core9: 36.76        
Core10: 32.72        Core11: 42.11        
Core12: 21.55        Core13: 14.89        
Core14: 24.44        Core15: 26.00        
Core16: 41.04        Core17: 12.37        
Core18: 14.03        Core19: 24.42        
Core20: 13.63        Core21: 14.59        
Core22: 27.69        Core23: 27.31        
Core24: 39.49        Core25: 13.03        
Core26: 29.50        Core27: 25.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.87
Socket1: 18.79
DDR read Latency(ns)
Socket0: 960.17
Socket1: 1323.81
irq_total: 366545.279846138
cpu_total: 27.09
cpu_0: 51.00
cpu_1: 7.18
cpu_2: 9.64
cpu_3: 30.59
cpu_4: 40.89
cpu_5: 7.78
cpu_6: 10.17
cpu_7: 32.05
cpu_8: 12.63
cpu_9: 4.72
cpu_10: 46.94
cpu_11: 0.07
cpu_12: 29.85
cpu_13: 34.04
cpu_14: 10.90
cpu_15: 15.23
cpu_16: 43.42
cpu_17: 52.33
cpu_18: 38.23
cpu_19: 2.66
cpu_20: 42.35
cpu_21: 45.41
cpu_22: 45.61
cpu_23: 49.27
cpu_24: 3.52
cpu_25: 44.61
cpu_26: 9.91
cpu_27: 37.57
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1499417
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1499417
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1607289
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1607289
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12397376303
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12397376303
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1499471
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1499471
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12361254117
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12361254117
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1607194
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1607194
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12284122609
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12284122609
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12403518521
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12403518521


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.02        Core1: 26.63        
Core2: 32.14        Core3: 18.45        
Core4: 12.85        Core5: 37.16        
Core6: 24.02        Core7: 18.99        
Core8: 37.62        Core9: 36.77        
Core10: 32.64        Core11: 40.48        
Core12: 21.55        Core13: 14.76        
Core14: 24.15        Core15: 26.18        
Core16: 40.56        Core17: 12.37        
Core18: 13.93        Core19: 20.48        
Core20: 13.53        Core21: 14.05        
Core22: 27.44        Core23: 27.04        
Core24: 39.21        Core25: 12.97        
Core26: 29.50        Core27: 25.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.90
Socket1: 18.70
DDR read Latency(ns)
Socket0: 961.86
Socket1: 1327.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.02        Core1: 25.45        
Core2: 29.93        Core3: 19.32        
Core4: 13.17        Core5: 40.96        
Core6: 25.33        Core7: 17.98        
Core8: 36.47        Core9: 36.90        
Core10: 32.77        Core11: 39.96        
Core12: 21.56        Core13: 14.37        
Core14: 24.45        Core15: 26.06        
Core16: 41.09        Core17: 12.20        
Core18: 13.94        Core19: 20.03        
Core20: 13.47        Core21: 15.12        
Core22: 27.89        Core23: 27.18        
Core24: 39.37        Core25: 13.28        
Core26: 27.10        Core27: 28.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.87
Socket1: 19.19
DDR read Latency(ns)
Socket0: 949.53
Socket1: 1283.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.86        Core1: 26.62        
Core2: 30.11        Core3: 19.03        
Core4: 13.21        Core5: 41.73        
Core6: 24.25        Core7: 17.92        
Core8: 36.12        Core9: 37.14        
Core10: 32.81        Core11: 35.85        
Core12: 21.71        Core13: 15.06        
Core14: 24.52        Core15: 26.20        
Core16: 41.20        Core17: 12.41        
Core18: 13.96        Core19: 20.43        
Core20: 13.59        Core21: 14.91        
Core22: 28.25        Core23: 27.14        
Core24: 39.89        Core25: 13.09        
Core26: 29.45        Core27: 25.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.97
Socket1: 18.86
DDR read Latency(ns)
Socket0: 957.77
Socket1: 1333.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.30        Core1: 25.04        
Core2: 26.11        Core3: 19.68        
Core4: 15.10        Core5: 41.58        
Core6: 22.21        Core7: 17.41        
Core8: 37.08        Core9: 37.45        
Core10: 32.72        Core11: 39.25        
Core12: 21.69        Core13: 15.04        
Core14: 24.33        Core15: 26.33        
Core16: 41.09        Core17: 12.33        
Core18: 13.37        Core19: 20.67        
Core20: 12.97        Core21: 16.15        
Core22: 28.27        Core23: 27.22        
Core24: 39.30        Core25: 13.25        
Core26: 28.48        Core27: 26.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.10
Socket1: 19.18
DDR read Latency(ns)
Socket0: 961.37
Socket1: 1305.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31191
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414141330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414144178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207155014; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207155014; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207152517; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207152517; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207150109; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207150109; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207155261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207155261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005953162; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5514965; Consumed Joules: 336.61; Watts: 56.05; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4072836; Consumed DRAM Joules: 62.31; DRAM Watts: 10.38
S1P0; QPIClocks: 14414139690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414144258; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207164580; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207164580; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207179277; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207179277; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207180270; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207180270; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207180680; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207180680; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006009092; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5668417; Consumed Joules: 345.97; Watts: 57.61; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4250245; Consumed DRAM Joules: 65.03; DRAM Watts: 10.83
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7aa9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.28   0.42   0.67    1.20      31 M     56 M    0.43    0.48    0.01    0.02     3416     1703      121     63
   1    1     0.05   0.64   0.08    0.60    1624 K   2927 K    0.44    0.29    0.00    0.01      168      297       27     61
   2    0     0.07   0.65   0.11    0.61    4895 K   5129 K    0.05    0.30    0.01    0.01       56       63      127     63
   3    1     0.05   0.28   0.19    0.61      25 M     33 M    0.23    0.47    0.05    0.06     2576     2336        7     61
   4    0     0.12   0.32   0.38    0.86      17 M     32 M    0.47    0.61    0.01    0.03     6160     2380       33     64
   5    1     0.05   0.84   0.06    0.60    3452 K   4729 K    0.27    0.11    0.01    0.01      224      105        6     61
   6    0     0.09   0.72   0.12    0.61    2226 K   3186 K    0.30    0.40    0.00    0.00      112       99       32     64
   7    1     0.09   0.36   0.25    0.70      28 M     37 M    0.24    0.46    0.03    0.04     4984     2932       15     60
   8    0     0.08   0.87   0.09    0.60    6094 K   7410 K    0.18    0.18    0.01    0.01      336      430      105     64
   9    1     0.03   0.56   0.06    0.60    3161 K   3339 K    0.05    0.08    0.01    0.01       56       10        2     60
  10    0     0.08   0.18   0.45    0.93     143 M    159 M    0.10    0.15    0.18    0.20     4312    12154       38     62
  11    1     0.00   0.27   0.00    0.60      35 K     46 K    0.25    0.07    0.03    0.04        0        0        0     59
  12    0     0.24   1.17   0.20    0.62    5175 K     14 M    0.64    0.28    0.00    0.01      168       45        5     63
  13    1     0.17   0.48   0.35    0.80      13 M     28 M    0.51    0.63    0.01    0.02      392      322       94     59
  14    0     0.09   0.71   0.13    0.61    2531 K   3600 K    0.30    0.38    0.00    0.00      112      256       25     64
  15    1     0.11   0.72   0.15    0.60    4002 K   7517 K    0.47    0.41    0.00    0.01      112       92       82     58
  16    0     0.04   0.11   0.39    0.86     124 M    135 M    0.08    0.13    0.29    0.31     4592       15    11668     63
  17    1     0.31   0.48   0.65    1.19      30 M     48 M    0.39    0.53    0.01    0.02     5992     3518      369     58
  18    0     0.07   0.23   0.31    0.77      19 M     30 M    0.35    0.63    0.03    0.04     3696     2421       12     64
  19    1     0.03   0.62   0.05    0.63     947 K   1239 K    0.24    0.44    0.00    0.00      168       77        1     60
  20    0     0.12   0.34   0.37    0.84      20 M     34 M    0.42    0.60    0.02    0.03     4816     2343      137     63
  21    1     0.10   0.22   0.44    0.94      54 M     71 M    0.23    0.42    0.06    0.07     4480     2847     1385     60
  22    0     0.16   0.28   0.56    1.09     129 M    147 M    0.12    0.24    0.08    0.09     4536    16802        0     64
  23    1     0.16   0.31   0.52    1.01     108 M    126 M    0.14    0.21    0.07    0.08     3920     5654       23     60
  24    0     0.03   0.48   0.06    0.70    2440 K   2534 K    0.04    0.10    0.01    0.01      336       19       14     65
  25    1     0.13   0.37   0.36    0.83      19 M     32 M    0.42    0.59    0.01    0.02     4816     3510       11     60
  26    0     0.08   0.70   0.12    0.60    4400 K   4666 K    0.06    0.32    0.01    0.01      168      120       54     65
  27    1     0.04   0.16   0.27    0.71      76 M     87 M    0.12    0.28    0.17    0.20     2296     4609       11     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.11   0.39   0.28    0.85     514 M    637 M    0.19    0.33    0.03    0.04    32816    38850    12371     57
 SKT    1     0.10   0.39   0.24    0.84     369 M    485 M    0.24    0.41    0.03    0.04    30184    26309     2033     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.39   0.26    0.84     884 M   1123 M    0.21    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   28 G ; Active cycles:   73 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.22 %

 C1 core residency: 55.52 %; C3 core residency: 4.65 %; C6 core residency: 8.61 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.78 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       34 G     34 G   |   35%    35%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  137 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    60.97    38.80     283.31      52.02         116.96
 SKT   1    44.85    51.30     288.89      54.41         116.86
---------------------------------------------------------------------------------------------------------------
       *    105.81    90.10     572.20     106.43         116.92
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",

	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility 	LC_CTYPE = "en_US.UTF-8",
 ($Format:%ci ID=%h$)	LC_NAME = "he_IL.UTF-8",

	LANG = "en_US.UTF-8"

    are supported and installed on your system.
 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b8c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2957.62 --||-- Mem Ch  0: Reads (MB/s):  2413.38 --|
|--            Writes(MB/s):  2092.13 --||--            Writes(MB/s):  2069.71 --|
|-- Mem Ch  1: Reads (MB/s):  3000.77 --||-- Mem Ch  1: Reads (MB/s):  2421.61 --|
|--            Writes(MB/s):  2103.45 --||--            Writes(MB/s):  2078.24 --|
|-- Mem Ch  2: Reads (MB/s):  2995.06 --||-- Mem Ch  2: Reads (MB/s):  2423.23 --|
|--            Writes(MB/s):  2096.73 --||--            Writes(MB/s):  2070.33 --|
|-- Mem Ch  3: Reads (MB/s):  2982.38 --||-- Mem Ch  3: Reads (MB/s):  2462.84 --|
|--            Writes(MB/s):  2095.14 --||--            Writes(MB/s):  2084.02 --|
|-- NODE 0 Mem Read (MB/s) : 11935.83 --||-- NODE 1 Mem Read (MB/s) :  9721.06 --|
|-- NODE 0 Mem Write(MB/s) :  8387.45 --||-- NODE 1 Mem Write(MB/s) :  8302.29 --|
|-- NODE 0 P. Write (T/s):     154053 --||-- NODE 1 P. Write (T/s):     152323 --|
|-- NODE 0 Memory (MB/s):    20323.28 --||-- NODE 1 Memory (MB/s):    18023.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      21656.88                --|
            |--                System Write Throughput(MB/s):      16689.74                --|
            |--               System Memory Throughput(MB/s):      38346.62                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7c61
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9132          24      28 M   208 M     12       0    1021 K
 1     197 M       529 K    37 M   290 M    198 M   408     797 K
-----------------------------------------------------------------------
 *     197 M       529 K    65 M   498 M    198 M   408    1818 K

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.06        Core1: 20.30        
Core2: 31.46        Core3: 19.16        
Core4: 13.76        Core5: 42.20        
Core6: 22.84        Core7: 21.61        
Core8: 39.50        Core9: 36.97        
Core10: 41.71        Core11: 32.56        
Core12: 21.71        Core13: 18.90        
Core14: 22.92        Core15: 33.21        
Core16: 28.60        Core17: 13.66        
Core18: 14.09        Core19: 22.31        
Core20: 14.12        Core21: 19.20        
Core22: 35.10        Core23: 14.10        
Core24: 35.67        Core25: 13.74        
Core26: 27.23        Core27: 22.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.46
Socket1: 17.76
DDR read Latency(ns)
Socket0: 923.40
Socket1: 1565.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.64        Core1: 20.70        
Core2: 29.23        Core3: 15.35        
Core4: 13.81        Core5: 43.05        
Core6: 23.23        Core7: 24.30        
Core8: 38.68        Core9: 38.38        
Core10: 42.56        Core11: 34.83        
Core12: 19.86        Core13: 26.96        
Core14: 23.15        Core15: 32.10        
Core16: 28.68        Core17: 14.87        
Core18: 15.29        Core19: 20.51        
Core20: 15.26        Core21: 16.65        
Core22: 34.49        Core23: 14.18        
Core24: 34.62        Core25: 14.97        
Core26: 28.94        Core27: 25.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.91
Socket1: 18.73
DDR read Latency(ns)
Socket0: 950.10
Socket1: 1363.19
irq_total: 354668.945926503
cpu_total: 30.03
cpu_0: 49.53
cpu_1: 9.71
cpu_2: 11.17
cpu_3: 43.42
cpu_4: 38.70
cpu_5: 0.20
cpu_6: 42.15
cpu_7: 34.57
cpu_8: 0.13
cpu_9: 3.99
cpu_10: 41.82
cpu_11: 2.79
cpu_12: 28.32
cpu_13: 41.49
cpu_14: 39.56
cpu_15: 3.72
cpu_16: 51.33
cpu_17: 38.23
cpu_18: 35.70
cpu_19: 27.13
cpu_20: 35.04
cpu_21: 78.06
cpu_22: 31.05
cpu_23: 58.18
cpu_24: 1.80
cpu_25: 41.36
cpu_26: 10.17
cpu_27: 41.62
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12409848715
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12409848715
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12445984859
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12445984859
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1542719
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1542719
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1675900
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1675900
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1675863
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1675863
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12403422687
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12403422687
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1542708
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1542708
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12403705429
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12403705429


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.41        Core1: 19.83        
Core2: 29.45        Core3: 14.95        
Core4: 13.91        Core5: 41.89        
Core6: 23.10        Core7: 24.86        
Core8: 27.53        Core9: 38.79        
Core10: 43.16        Core11: 34.17        
Core12: 19.33        Core13: 28.28        
Core14: 23.45        Core15: 33.54        
Core16: 28.74        Core17: 14.85        
Core18: 15.48        Core19: 20.60        
Core20: 15.42        Core21: 19.57        
Core22: 35.01        Core23: 14.51        
Core24: 24.21        Core25: 14.99        
Core26: 28.33        Core27: 26.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.90
Socket1: 19.55
DDR read Latency(ns)
Socket0: 923.67
Socket1: 1360.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.93        Core1: 21.98        
Core2: 30.51        Core3: 16.42        
Core4: 14.68        Core5: 46.54        
Core6: 21.91        Core7: 17.91        
Core8: 36.19        Core9: 38.37        
Core10: 42.92        Core11: 34.75        
Core12: 22.07        Core13: 25.93        
Core14: 23.20        Core15: 34.82        
Core16: 28.68        Core17: 15.86        
Core18: 15.69        Core19: 21.97        
Core20: 15.74        Core21: 22.37        
Core22: 34.80        Core23: 14.89        
Core24: 33.94        Core25: 15.96        
Core26: 28.22        Core27: 25.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.77
Socket1: 20.09
DDR read Latency(ns)
Socket0: 922.11
Socket1: 1255.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.43        Core1: 21.89        
Core2: 29.11        Core3: 15.86        
Core4: 15.05        Core5: 41.97        
Core6: 22.66        Core7: 17.24        
Core8: 35.61        Core9: 38.21        
Core10: 42.46        Core11: 37.68        
Core12: 22.38        Core13: 26.31        
Core14: 24.55        Core15: 35.25        
Core16: 28.93        Core17: 17.19        
Core18: 16.53        Core19: 22.53        
Core20: 16.75        Core21: 22.63        
Core22: 31.19        Core23: 14.83        
Core24: 33.83        Core25: 17.08        
Core26: 27.96        Core27: 26.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.60
Socket1: 20.43
DDR read Latency(ns)
Socket0: 950.91
Socket1: 1175.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.41        Core1: 21.75        
Core2: 28.91        Core3: 16.67        
Core4: 15.12        Core5: 41.07        
Core6: 22.59        Core7: 17.18        
Core8: 36.77        Core9: 39.34        
Core10: 42.31        Core11: 37.52        
Core12: 22.24        Core13: 26.74        
Core14: 23.85        Core15: 35.00        
Core16: 28.84        Core17: 17.08        
Core18: 16.82        Core19: 21.67        
Core20: 16.83        Core21: 20.89        
Core22: 31.08        Core23: 14.81        
Core24: 34.73        Core25: 17.16        
Core26: 28.80        Core27: 26.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.59
Socket1: 20.13
DDR read Latency(ns)
Socket0: 963.12
Socket1: 1182.04
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32261
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414478322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414483134; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207309080; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207309080; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207308748; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207308748; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207308710; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207308710; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207311581; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207311581; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006087737; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5471611; Consumed Joules: 333.96; Watts: 55.61; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4074628; Consumed DRAM Joules: 62.34; DRAM Watts: 10.38
S1P0; QPIClocks: 14414440870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414445054; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207327621; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207327621; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207328139; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207328139; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207329443; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207329443; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207326799; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207326799; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006114071; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5886430; Consumed Joules: 359.28; Watts: 59.83; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4198408; Consumed DRAM Joules: 64.24; DRAM Watts: 10.70
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7ed6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.27   0.42   0.64    1.20      30 M     49 M    0.39    0.52    0.01    0.02     4312      557      322     64
   1    1     0.08   0.59   0.13    0.60    2417 K   4499 K    0.46    0.15    0.00    0.01      280      140       14     61
   2    0     0.07   0.66   0.11    0.60    5516 K   6238 K    0.12    0.23    0.01    0.01      504       13      157     63
   3    1     0.16   0.38   0.42    0.90      33 M     48 M    0.30    0.47    0.02    0.03     4424     2505       68     60
   4    0     0.13   0.38   0.34    0.80      18 M     32 M    0.45    0.58    0.01    0.03     4032      582       54     63
   5    1     0.00   0.38   0.00    0.60      70 K    117 K    0.40    0.08    0.02    0.03       56       11        1     61
   6    0     0.46   1.05   0.44    0.91      16 M     27 M    0.40    0.35    0.00    0.01      224      234       19     64
   7    1     0.07   0.25   0.30    0.76      30 M     42 M    0.28    0.50    0.04    0.06     4536     2552       42     60
   8    0     0.00   0.27   0.00    0.61     101 K    138 K    0.27    0.17    0.03    0.04      168       12        3     63
   9    1     0.03   0.58   0.05    0.60    2513 K   2684 K    0.06    0.06    0.01    0.01      280        9        1     60
  10    0     0.11   0.32   0.34    0.80      83 M     93 M    0.11    0.16    0.08    0.09      280      102      199     63
  11    1     0.02   0.55   0.04    0.60    1711 K   1978 K    0.14    0.06    0.01    0.01        0        6        0     58
  12    0     0.24   0.76   0.32    0.77      11 M     16 M    0.31    0.41    0.00    0.01      336       12      243     63
  13    1     0.11   0.27   0.41    0.88      91 M    104 M    0.13    0.22    0.08    0.10     4368     5006       95     58
  14    0     0.30   0.80   0.38    0.85      16 M     23 M    0.30    0.39    0.01    0.01      280      111      129     64
  15    1     0.02   0.44   0.04    0.60    1489 K   2231 K    0.33    0.08    0.01    0.01      168       85        6     58
  16    0     0.21   0.31   0.66    1.19     144 M    168 M    0.14    0.22    0.07    0.08      448      157        0     63
  17    1     0.07   0.22   0.30    0.75      32 M     43 M    0.24    0.48    0.05    0.07     3920     2552       69     59
  18    0     0.07   0.26   0.25    0.69      20 M     31 M    0.35    0.58    0.03    0.05     4368      426       60     65
  19    1     0.21   0.95   0.22    0.64    7909 K     11 M    0.33    0.50    0.00    0.01      224      268       64     59
  20    0     0.07   0.27   0.24    0.67      18 M     30 M    0.38    0.59    0.03    0.05     4480      559       35     64
  21    1     0.24   0.23   1.04    1.20     115 M    153 M    0.25    0.34    0.05    0.07     5376     2179      343     58
  22    0     0.05   0.26   0.19    0.60      77 M     84 M    0.08    0.18    0.16    0.17     9800     8001        0     65
  23    1     0.39   0.53   0.74    1.20      36 M     61 M    0.40    0.54    0.01    0.02      336        4      234     58
  24    0     0.01   0.45   0.02    0.60     781 K   1072 K    0.27    0.07    0.01    0.01      112        6        4     65
  25    1     0.11   0.32   0.35    0.83      34 M     48 M    0.27    0.46    0.03    0.04     4088     2364        7     59
  26    0     0.07   0.70   0.10    0.60    4871 K   5479 K    0.11    0.28    0.01    0.01      168       14      138     65
  27    1     0.07   0.21   0.35    0.82      90 M    107 M    0.16    0.25    0.13    0.15     1512      679        1     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.15   0.51   0.29    0.86     447 M    569 M    0.21    0.36    0.02    0.03    29512    10786     1363     57
 SKT    1     0.11   0.36   0.31    0.91     481 M    632 M    0.24    0.39    0.03    0.04    29568    18360      945     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.13   0.43   0.30    0.88     928 M   1202 M    0.23    0.37    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   36 G ; Active cycles:   84 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.06 %

 C1 core residency: 51.21 %; C3 core residency: 2.66 %; C6 core residency: 12.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.80 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.13 => corresponds to 3.25 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       35 G     35 G   |   37%    37%   
 SKT    1       38 G     38 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  148 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    59.53    41.74     280.06      52.21         118.13
 SKT   1    50.50    43.11     301.47      53.46         122.96
---------------------------------------------------------------------------------------------------------------
       *    110.03    84.84     581.53     105.67         120.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7fbf
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2230.19 --||-- Mem Ch  0: Reads (MB/s):  3403.01 --|
|--            Writes(MB/s):  1374.97 --||--            Writes(MB/s):  3303.20 --|
|-- Mem Ch  1: Reads (MB/s):  2251.52 --||-- Mem Ch  1: Reads (MB/s):  3412.00 --|
|--            Writes(MB/s):  1382.88 --||--            Writes(MB/s):  3309.71 --|
|-- Mem Ch  2: Reads (MB/s):  2243.43 --||-- Mem Ch  2: Reads (MB/s):  3421.09 --|
|--            Writes(MB/s):  1377.84 --||--            Writes(MB/s):  3302.16 --|
|-- Mem Ch  3: Reads (MB/s):  2251.44 --||-- Mem Ch  3: Reads (MB/s):  3446.37 --|
|--            Writes(MB/s):  1383.41 --||--            Writes(MB/s):  3311.46 --|
|-- NODE 0 Mem Read (MB/s) :  8976.59 --||-- NODE 1 Mem Read (MB/s) : 13682.48 --|
|-- NODE 0 Mem Write(MB/s) :  5519.11 --||-- NODE 1 Mem Write(MB/s) : 13226.54 --|
|-- NODE 0 P. Write (T/s):     138456 --||-- NODE 1 P. Write (T/s):     161168 --|
|-- NODE 0 Memory (MB/s):    14495.69 --||-- NODE 1 Memory (MB/s):    26909.02 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      22659.06                --|
            |--                System Write Throughput(MB/s):      18745.64                --|
            |--               System Memory Throughput(MB/s):      41404.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8796          24      25 M   217 M     24       0     936 K
 1     195 M      1097 K    33 M   238 M    194 M     0     865 K
-----------------------------------------------------------------------
 *     195 M      1097 K    59 M   456 M    194 M     0    1802 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.34        Core1: 27.34        
Core2: 29.97        Core3: 19.77        
Core4: 20.86        Core5: 31.38        
Core6: 33.47        Core7: 15.11        
Core8: 18.98        Core9: 34.57        
Core10: 37.67        Core11: 34.57        
Core12: 25.58        Core13: 32.81        
Core14: 32.35        Core15: 37.99        
Core16: 37.25        Core17: 14.86        
Core18: 14.34        Core19: 20.19        
Core20: 14.38        Core21: 19.86        
Core22: 33.70        Core23: 22.31        
Core24: 34.32        Core25: 13.80        
Core26: 24.95        Core27: 34.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 22.09
DDR read Latency(ns)
Socket0: 1247.47
Socket1: 846.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.62        Core1: 27.28        
Core2: 29.89        Core3: 19.50        
Core4: 20.10        Core5: 31.26        
Core6: 32.86        Core7: 15.15        
Core8: 19.33        Core9: 34.05        
Core10: 40.95        Core11: 44.04        
Core12: 23.87        Core13: 32.48        
Core14: 35.83        Core15: 36.83        
Core16: 30.77        Core17: 15.14        
Core18: 14.39        Core19: 27.15        
Core20: 14.46        Core21: 19.38        
Core22: 36.12        Core23: 25.03        
Core24: 33.59        Core25: 14.09        
Core26: 24.93        Core27: 34.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.98
Socket1: 22.35
DDR read Latency(ns)
Socket0: 1260.32
Socket1: 833.57
irq_total: 328465.457442006
cpu_total: 28.81
cpu_0: 43.48
cpu_1: 12.17
cpu_2: 24.53
cpu_3: 37.23
cpu_4: 38.56
cpu_5: 6.45
cpu_6: 23.74
cpu_7: 42.82
cpu_8: 16.16
cpu_9: 3.32
cpu_10: 54.45
cpu_11: 9.71
cpu_12: 2.73
cpu_13: 46.14
cpu_14: 10.84
cpu_15: 17.15
cpu_16: 43.95
cpu_17: 37.77
cpu_18: 37.37
cpu_19: 3.39
cpu_20: 36.70
cpu_21: 68.88
cpu_22: 52.59
cpu_23: 36.77
cpu_24: 1.40
cpu_25: 43.68
cpu_26: 19.02
cpu_27: 35.77
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1639406
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1639406
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12299129765
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12299129765
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12304916849
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12304916849
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12227784114
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12227784114
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1439048
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1439048
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1639441
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1639441
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1439641
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1439641
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12309727660
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12309727660


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.24        Core1: 28.47        
Core2: 29.80        Core3: 20.31        
Core4: 19.93        Core5: 27.63        
Core6: 30.19        Core7: 16.97        
Core8: 18.16        Core9: 35.42        
Core10: 41.99        Core11: 41.85        
Core12: 26.35        Core13: 31.56        
Core14: 31.94        Core15: 40.65        
Core16: 37.13        Core17: 15.17        
Core18: 14.21        Core19: 26.69        
Core20: 14.22        Core21: 22.00        
Core22: 42.27        Core23: 28.62        
Core24: 34.06        Core25: 14.31        
Core26: 25.42        Core27: 30.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.17
Socket1: 23.27
DDR read Latency(ns)
Socket0: 1281.30
Socket1: 804.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.53        Core1: 28.25        
Core2: 30.28        Core3: 21.15        
Core4: 20.10        Core5: 32.42        
Core6: 33.39        Core7: 15.93        
Core8: 19.80        Core9: 34.71        
Core10: 42.23        Core11: 44.97        
Core12: 26.08        Core13: 32.65        
Core14: 34.79        Core15: 41.64        
Core16: 39.85        Core17: 15.91        
Core18: 14.56        Core19: 27.44        
Core20: 14.50        Core21: 22.04        
Core22: 43.21        Core23: 27.35        
Core24: 35.06        Core25: 15.22        
Core26: 25.40        Core27: 34.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.23
Socket1: 23.83
DDR read Latency(ns)
Socket0: 1272.24
Socket1: 796.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.40        Core1: 28.10        
Core2: 29.74        Core3: 20.73        
Core4: 19.61        Core5: 32.66        
Core6: 33.02        Core7: 15.02        
Core8: 17.80        Core9: 39.85        
Core10: 39.63        Core11: 36.67        
Core12: 26.17        Core13: 33.42        
Core14: 34.53        Core15: 37.50        
Core16: 39.41        Core17: 15.77        
Core18: 14.36        Core19: 27.68        
Core20: 14.47        Core21: 20.01        
Core22: 29.89        Core23: 30.66        
Core24: 33.16        Core25: 14.64        
Core26: 24.37        Core27: 29.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 23.42
DDR read Latency(ns)
Socket0: 1323.49
Socket1: 773.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.32        Core1: 27.39        
Core2: 29.79        Core3: 21.07        
Core4: 21.39        Core5: 30.99        
Core6: 32.72        Core7: 14.46        
Core8: 20.35        Core9: 35.49        
Core10: 42.07        Core11: 46.25        
Core12: 27.17        Core13: 32.27        
Core14: 38.06        Core15: 37.53        
Core16: 40.06        Core17: 15.31        
Core18: 14.36        Core19: 22.35        
Core20: 14.26        Core21: 19.52        
Core22: 31.69        Core23: 27.05        
Core24: 35.00        Core25: 13.81        
Core26: 25.16        Core27: 20.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.30
Socket1: 21.09
DDR read Latency(ns)
Socket0: 1357.97
Socket1: 839.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 875
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413466298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413468858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207698578; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207698578; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206816227; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206816227; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206815101; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206815101; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206822763; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206822763; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005698528; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5438816; Consumed Joules: 331.96; Watts: 55.27; Thermal headroom below TjMax: 56
S0; Consumed DRAM energy units: 3673149; Consumed DRAM Joules: 56.20; DRAM Watts: 9.36
S1P0; QPIClocks: 14413608310; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413613742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206889128; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206889128; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206914003; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206914003; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206920480; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206920480; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206927022; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206927022; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005779069; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5885546; Consumed Joules: 359.23; Watts: 59.81; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4835644; Consumed DRAM Joules: 73.99; DRAM Watts: 12.32
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 45d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.31   0.42    0.90      23 M     38 M    0.41    0.56    0.02    0.03     4816     3237      196     64
   1    1     0.09   0.78   0.11    0.60    2802 K   5617 K    0.50    0.34    0.00    0.01      168      236       29     61
   2    0     0.16   0.76   0.20    0.62      11 M     13 M    0.13    0.38    0.01    0.01      224       94      311     63
   3    1     0.13   0.40   0.32    0.80      37 M     48 M    0.22    0.39    0.03    0.04     2408     3533       17     60
   4    0     0.14   0.41   0.34    0.83      35 M     46 M    0.24    0.41    0.03    0.03     4256     2986      355     64
   5    1     0.04   0.75   0.05    0.60    1665 K   3180 K    0.48    0.21    0.00    0.01      224       84        7     61
   6    0     0.15   0.75   0.21    0.63      11 M     12 M    0.14    0.36    0.01    0.01      448      121      284     64
   7    1     0.12   0.32   0.37    0.85      27 M     41 M    0.34    0.52    0.02    0.03     4704     4377       34     59
   8    0     0.12   0.88   0.14    0.60    3230 K   5302 K    0.39    0.54    0.00    0.00      504      323       23     63
   9    1     0.03   0.52   0.05    0.60    2133 K   2621 K    0.19    0.06    0.01    0.01      112       25       11     60
  10    0     0.13   0.20   0.64    1.13     133 M    149 M    0.11    0.16    0.10    0.12     3528      193    13213     63
  11    1     0.06   0.72   0.09    0.62    5186 K   6450 K    0.20    0.16    0.01    0.01        0      162        4     58
  12    0     0.02   0.54   0.04    0.60     761 K   1492 K    0.49    0.09    0.00    0.01       56       48       17     64
  13    1     0.17   0.33   0.51    1.02      91 M    105 M    0.13    0.19    0.05    0.06     2856     6004      180     58
  14    0     0.08   0.68   0.11    0.60    4567 K   5123 K    0.11    0.24    0.01    0.01      112      280       20     64
  15    1     0.12   0.74   0.16    0.64      10 M     12 M    0.11    0.24    0.01    0.01      280       49      225     58
  16    0     0.12   0.29   0.41    0.91     101 M    113 M    0.10    0.16    0.08    0.09     3752       34     9431     63
  17    1     0.07   0.23   0.29    0.76      27 M     36 M    0.26    0.54    0.04    0.06     5096     3878       32     59
  18    0     0.08   0.27   0.29    0.74      17 M     30 M    0.43    0.61    0.02    0.04     5600     3317        5     64
  19    1     0.03   0.73   0.04    0.60    1352 K   1630 K    0.17    0.37    0.00    0.01      168       75        0     59
  20    0     0.07   0.25   0.28    0.73      17 M     28 M    0.38    0.62    0.03    0.04     5712     3117       28     63
  21    1     0.19   0.23   0.85    1.20      76 M    107 M    0.29    0.41    0.04    0.06     6384     3893     2828     59
  22    0     0.12   0.20   0.63    1.08     145 M    159 M    0.09    0.19    0.12    0.13     6048       70    15335     64
  23    1     0.07   0.21   0.33    0.81      76 M     90 M    0.15    0.29    0.11    0.13     2352     2962       43     60
  24    0     0.01   0.35   0.02    0.60     631 K   1032 K    0.39    0.08    0.01    0.01        0       13        4     65
  25    1     0.15   0.32   0.46    0.98      30 M     44 M    0.32    0.51    0.02    0.03     4872     4233        8     59
  26    0     0.14   0.82   0.17    0.61    5269 K   7506 K    0.30    0.48    0.00    0.01      224      135      129     64
  27    1     0.06   0.22   0.28    0.74      66 M     75 M    0.12    0.28    0.11    0.12     1176       30     4022     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.10   0.38   0.28    0.83     510 M    613 M    0.17    0.32    0.03    0.04    35280    13968    39351     57
 SKT    1     0.09   0.34   0.28    0.87     458 M    581 M    0.21    0.37    0.03    0.04    30800    29541     7440     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.36   0.28    0.85     969 M   1195 M    0.19    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:   78 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.87 %

 C1 core residency: 52.09 %; C3 core residency: 7.31 %; C6 core residency: 7.74 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 8.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.48 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       43 G     43 G   |   44%    44%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  169 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    45.05    27.74     279.97      46.96         137.64
 SKT   1    67.99    65.50     301.38      61.91         125.81
---------------------------------------------------------------------------------------------------------------
       *    113.04    93.24     581.35     108.87         132.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s2_n1_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 544
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):  2496.42 --||-- Mem Ch  0: Reads (MB/s):  1437.15 --|
|--            Writes(MB/s):  2618.33 --||--            Writes(MB/s):  1602.49 --|
|-- Mem Ch  1: Reads (MB/s):  2513.30 --||-- Mem Ch  1: Reads (MB/s):  1466.92 --|
|--            Writes(MB/s):  2625.96 --||--            Writes(MB/s):  1611.51 --|
|-- Mem Ch  2: Reads (MB/s):  2518.87 --||-- Mem Ch  2: Reads (MB/s):  1474.34 --|
|--            Writes(MB/s):  2616.87 --||--            Writes(MB/s):  1604.78 --|
|-- Mem Ch  3: Reads (MB/s):  2508.11 --||-- Mem Ch  3: Reads (MB/s):  1502.18 --|
|--            Writes(MB/s):  2617.75 --||--            Writes(MB/s):  1620.85 --|
|-- NODE 0 Mem Read (MB/s) : 10036.69 --||-- NODE 1 Mem Read (MB/s) :  5880.60 --|
|-- NODE 0 Mem Write(MB/s) : 10478.92 --||-- NODE 1 Mem Write(MB/s) :  6439.63 --|
|-- NODE 0 P. Write (T/s):     146232 --||-- NODE 1 P. Write (T/s):     133894 --|
|-- NODE 0 Memory (MB/s):    20515.61 --||-- NODE 1 Memory (MB/s):    12320.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      15917.29                --|
            |--                System Write Throughput(MB/s):      16918.55                --|
            |--               System Memory Throughput(MB/s):      32835.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 61f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8124          24      25 M   184 M      0       0    1208 K
 1     197 M      1119 K    38 M   297 M    196 M     0     854 K
-----------------------------------------------------------------------
 *     197 M      1119 K    64 M   481 M    196 M     0    2063 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.20        Core1: 22.91        
Core2: 36.30        Core3: 14.86        
Core4: 15.01        Core5: 39.23        
Core6: 21.66        Core7: 15.05        
Core8: 37.23        Core9: 38.60        
Core10: 34.17        Core11: 39.09        
Core12: 23.66        Core13: 14.59        
Core14: 17.10        Core15: 36.05        
Core16: 28.56        Core17: 14.70        
Core18: 14.61        Core19: 28.32        
Core20: 14.18        Core21: 15.87        
Core22: 33.46        Core23: 15.25        
Core24: 39.50        Core25: 15.04        
Core26: 31.81        Core27: 26.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.19
Socket1: 16.65
DDR read Latency(ns)
Socket0: 1016.30
Socket1: 1889.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.57        Core1: 22.67        
Core2: 36.94        Core3: 14.25        
Core4: 15.02        Core5: 38.34        
Core6: 21.17        Core7: 15.28        
Core8: 47.18        Core9: 38.64        
Core10: 33.54        Core11: 38.56        
Core12: 23.78        Core13: 13.11        
Core14: 17.66        Core15: 35.30        
Core16: 28.97        Core17: 14.63        
Core18: 14.72        Core19: 28.06        
Core20: 14.15        Core21: 15.55        
Core22: 33.96        Core23: 13.93        
Core24: 38.76        Core25: 15.00        
Core26: 36.69        Core27: 18.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.84
Socket1: 15.31
DDR read Latency(ns)
Socket0: 1063.83
Socket1: 1971.40
irq_total: 409675.807660703
cpu_total: 27.93
cpu_0: 38.10
cpu_1: 36.84
cpu_2: 22.47
cpu_3: 37.30
cpu_4: 43.42
cpu_5: 2.99
cpu_6: 21.88
cpu_7: 34.18
cpu_8: 0.20
cpu_9: 10.64
cpu_10: 45.08
cpu_11: 0.20
cpu_12: 3.19
cpu_13: 47.47
cpu_14: 18.62
cpu_15: 2.99
cpu_16: 46.61
cpu_17: 36.10
cpu_18: 33.71
cpu_19: 8.91
cpu_20: 46.34
cpu_21: 62.30
cpu_22: 41.82
cpu_23: 42.22
cpu_24: 7.91
cpu_25: 36.17
cpu_26: 11.57
cpu_27: 42.95
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 12408134069
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 12408134069
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1546510
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1546510
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 12325964736
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12325964736
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1546517
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1546517
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 12414338423
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 12414338423
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 1654980
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1654980
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 1654980
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1654980
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 12405717197
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12405717197


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.66        Core1: 22.10        
Core2: 37.36        Core3: 13.15        
Core4: 14.62        Core5: 33.72        
Core6: 21.41        Core7: 15.83        
Core8: 31.49        Core9: 39.25        
Core10: 33.07        Core11: 38.29        
Core12: 24.11        Core13: 13.27        
Core14: 17.69        Core15: 35.66        
Core16: 29.76        Core17: 14.47        
Core18: 14.65        Core19: 26.35        
Core20: 14.03        Core21: 14.33        
Core22: 34.79        Core23: 16.51        
Core24: 37.41        Core25: 14.82        
Core26: 37.09        Core27: 9.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.44
Socket1: 14.13
DDR read Latency(ns)
Socket0: 1159.02
Socket1: 1895.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.35        Core1: 21.92        
Core2: 38.37        Core3: 13.26        
Core4: 14.77        Core5: 37.91        
Core6: 21.34        Core7: 15.31        
Core8: 38.08        Core9: 38.66        
Core10: 32.53        Core11: 31.28        
Core12: 23.86        Core13: 11.81        
Core14: 17.94        Core15: 35.25        
Core16: 29.56        Core17: 14.72        
Core18: 14.74        Core19: 25.92        
Core20: 14.17        Core21: 13.35        
Core22: 34.86        Core23: 13.32        
Core24: 37.68        Core25: 14.91        
Core26: 36.09        Core27: 9.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.43
Socket1: 13.27
DDR read Latency(ns)
Socket0: 1199.10
Socket1: 2025.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.78        Core1: 22.28        
Core2: 37.66        Core3: 13.13        
Core4: 14.44        Core5: 36.36        
Core6: 21.44        Core7: 15.79        
Core8: 37.86        Core9: 38.75        
Core10: 32.84        Core11: 35.64        
Core12: 24.15        Core13: 12.98        
Core14: 17.80        Core15: 34.51        
Core16: 29.38        Core17: 14.56        
Core18: 14.68        Core19: 27.61        
Core20: 14.02        Core21: 14.11        
Core22: 34.53        Core23: 16.61        
Core24: 37.71        Core25: 14.80        
Core26: 36.67        Core27: 9.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.42
Socket1: 14.08
DDR read Latency(ns)
Socket0: 1156.98
Socket1: 1910.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.73        Core1: 21.94        
Core2: 38.93        Core3: 13.08        
Core4: 14.68        Core5: 36.74        
Core6: 21.47        Core7: 15.48        
Core8: 37.33        Core9: 39.17        
Core10: 33.28        Core11: 34.47        
Core12: 24.14        Core13: 12.35        
Core14: 17.65        Core15: 35.66        
Core16: 29.44        Core17: 14.51        
Core18: 14.64        Core19: 25.86        
Core20: 13.99        Core21: 14.11        
Core22: 34.94        Core23: 14.68        
Core24: 37.68        Core25: 14.83        
Core26: 38.08        Core27: 9.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.47
Socket1: 13.65
DDR read Latency(ns)
Socket0: 1182.49
Socket1: 1961.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1987
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411790814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411797246; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205981840; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205981840; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205986918; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205986918; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205977187; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205977187; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205987186; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205987186; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004987817; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5471422; Consumed Joules: 333.95; Watts: 55.61; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 4172002; Consumed DRAM Joules: 63.83; DRAM Watts: 10.63
S1P0; QPIClocks: 14411803342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411809210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206002857; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206002857; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206004041; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206004041; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206003704; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206003704; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206004554; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206004554; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005031344; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5686327; Consumed Joules: 347.07; Watts: 57.80; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 3708470; Consumed DRAM Joules: 56.74; DRAM Watts: 9.45
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8a7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.35   0.37    0.84      20 M     33 M    0.39    0.57    0.02    0.03     4312     1794      373     64
   1    1     0.34   0.74   0.45    0.94      13 M     27 M    0.51    0.38    0.00    0.01      392      353       19     60
   2    0     0.12   0.66   0.19    0.60      11 M     12 M    0.04    0.30    0.01    0.01      224       60      280     63
   3    1     0.12   0.34   0.34    0.80      14 M     27 M    0.45    0.63    0.01    0.02     4144     2368       79     60
   4    0     0.23   0.38   0.60    1.13      25 M     42 M    0.41    0.54    0.01    0.02     6664     1837       77     63
   5    1     0.02   0.54   0.04    0.60    1532 K   1831 K    0.16    0.07    0.01    0.01      112      170        1     60
   6    0     0.15   0.78   0.19    0.61    3773 K   8325 K    0.55    0.52    0.00    0.01      112       72       26     64
   7    1     0.08   0.31   0.26    0.71      17 M     27 M    0.36    0.60    0.02    0.04     4536     2464       60     60
   8    0     0.00   0.29   0.00    0.60     102 K    161 K    0.37    0.07    0.02    0.04       56       14        0     64
   9    1     0.07   0.73   0.10    0.60    5331 K   5833 K    0.09    0.25    0.01    0.01        0       53        4     60
  10    0     0.15   0.33   0.45    0.93      97 M    107 M    0.10    0.18    0.07    0.07     4424     7127       28     62
  11    1     0.00   0.45   0.00    0.60     109 K    149 K    0.27    0.18    0.01    0.02       56        3        0     59
  12    0     0.03   0.64   0.04    0.60     896 K   1495 K    0.40    0.13    0.00    0.01        0       25        9     64
  13    1     0.27   0.41   0.66    1.15      21 M     53 M    0.59    0.63    0.01    0.02      616      234      149     58
  14    0     0.15   0.87   0.18    0.62    3577 K   5758 K    0.38    0.56    0.00    0.00      280      188       41     64
  15    1     0.02   0.55   0.04    0.60    2106 K   2371 K    0.11    0.10    0.01    0.01       56      109       27     58
  16    0     0.25   0.51   0.50    1.00      91 M    107 M    0.15    0.21    0.04    0.04     4032    11241      158     63
  17    1     0.07   0.25   0.26    0.70      14 M     26 M    0.43    0.63    0.02    0.04     5208     2535        9     59
  18    0     0.07   0.28   0.24    0.67      14 M     24 M    0.42    0.65    0.02    0.04     4200     1681        5     64
  19    1     0.07   0.76   0.10    0.60    2925 K   3504 K    0.17    0.31    0.00    0.00      336       97        1     60
  20    0     0.20   0.48   0.42    0.89      22 M     37 M    0.40    0.56    0.01    0.02     5264     2100      289     63
  21    1     0.26   0.34   0.78    1.18      44 M     75 M    0.41    0.52    0.02    0.03     5040     2593      854     59
  22    0     0.16   0.40   0.40    0.88      90 M    103 M    0.13    0.19    0.06    0.07     3080       35    10291     65
  23    1     0.24   0.41   0.59    1.14      22 M     38 M    0.41    0.73    0.01    0.02     1008      104      356     59
  24    0     0.07   0.57   0.13    0.60    6065 K   6165 K    0.02    0.09    0.01    0.01       56       59       27     65
  25    1     0.07   0.25   0.26    0.70      14 M     26 M    0.43    0.63    0.02    0.04     4816     2551        8     60
  26    0     0.08   0.63   0.12    0.61    8219 K   8429 K    0.02    0.19    0.01    0.01       56       57      217     65
  27    1     0.22   0.40   0.53    1.10      29 M     42 M    0.31    0.68    0.01    0.02     2184       27      935     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.13   0.47   0.27    0.83     396 M    499 M    0.21    0.36    0.02    0.03    32760    26290    11821     57
 SKT    1     0.13   0.42   0.31    0.94     206 M    359 M    0.43    0.61    0.01    0.02    28504    13661     2502     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.13   0.44   0.29    0.88     602 M    858 M    0.30    0.50    0.02    0.02     N/A     N/A     N/A      N/A

 Instructions retired:   36 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.30 %

 C1 core residency: 55.41 %; C3 core residency: 1.41 %; C6 core residency: 9.88 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 11.02 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.13 => corresponds to 3.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       35 G     35 G   |   36%    37%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  159 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    49.98    52.86     279.23      52.57         116.95
 SKT   1    27.97    31.33     297.40      46.76         130.58
---------------------------------------------------------------------------------------------------------------
       *    77.95    84.19     576.62      99.33         120.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
