<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1215</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1215-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1215.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:769px;white-space:nowrap" class="ft00">Vol. 3C&#160;31-5</p>
<p style="position:absolute;top:47px;left:475px;white-space:nowrap" class="ft01">VIRTUAL-MACHINE&#160;MONITOR PROGRAMMING CONSIDERATIONS</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">31.5.1&#160;</p>
<p style="position:absolute;top:98px;left:150px;white-space:nowrap" class="ft02">Algorithms&#160;for&#160;Determining VMX Capabilities</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft08">As noted earlier,&#160;a&#160;VMM should&#160;determine&#160;the&#160;VMX capabilities&#160;supported by the&#160;processor by reading&#160;the VMX&#160;<br/>capability&#160;MSRs. The architecture for these MSRs is&#160;detailed&#160;<a href="˛ˇ">in Appendix&#160;A.<br/></a>As noted in<a href="o_fe12b1e2a880e0ce-1093.html">&#160;Chapter&#160;26, ‚ÄúVM Entries‚Äù,&#160;</a>certain&#160;VMX controls&#160;are&#160;reserved&#160;and must be&#160;set to&#160;a specific value&#160;(0 or&#160;<br/>1) determined&#160;by the processor.&#160;The&#160;specific value to which a reserved&#160;control must be set is its&#160;<b>default setting</b>.&#160;<br/>Most controls have&#160;a&#160;default setting of&#160;<a href="o_fe12b1e2a880e0ce-1944.html">0; Appendix A.2 iden</a>tifies those controls that&#160;have&#160;a&#160;default setting of&#160;1. The&#160;<br/>term&#160;<b>default1</b>&#160;describes the class of controls whose default setting&#160;is 1.&#160;The are&#160;controls in this class from the pin-<br/>based VM-execution&#160;controls, the&#160;primary processor-based&#160;VM-execution&#160;controls,&#160;the VM-exit controls, and&#160;the&#160;<br/>VM-entry controls. There are&#160;no secondary&#160;processor-based&#160;VM-execution&#160;controls in the&#160;default1&#160;class.<br/>Future processors may define&#160;new functionality&#160;for&#160;one or&#160;more reserved controls.&#160;Such processors would allow&#160;<br/>each newly defined control to&#160;be&#160;set either to 0 or to 1.&#160;Software that&#160;does not&#160;desire a control‚Äôs&#160;new&#160;functionality&#160;<br/>should set the&#160;control&#160;to its&#160;default setting.<br/>The capability MSRs&#160;IA32_VMX_PINBASED_CTLS,&#160;IA32_VMX_PROCBASED_CTLS, IA32_VMX_EXIT_CTLS, and&#160;<br/>IA32_VMX_ENTRY_CTLS report,&#160;respectively, on&#160;the allowed settings of most&#160;of&#160;the pin-based&#160;VM-execution&#160;<br/>controls,&#160;the&#160;primary processor-based&#160;VM-execution controls,&#160;the VM-exit&#160;controls, and the&#160;VM-entry&#160;controls.&#160;<br/>However,&#160;they will always&#160;report that any control in the&#160;default1 class&#160;must&#160;be&#160;1. If a&#160;logical processor&#160;allows&#160;any&#160;<br/>control&#160;in&#160;the default1 class to&#160;be&#160;0,&#160;it indicates this fact by&#160;returning&#160;1&#160;for the&#160;value&#160;of bit&#160;55&#160;of the&#160;<br/>IA32_VMX_BASIC&#160;MSR.&#160;If this bit is&#160;1, the&#160;logical&#160;processor&#160;supports the&#160;capability MSRs&#160;<br/>IA32_VMX_TRUE_PINBASED_CTLS, IA32_VMX_TRUE_PROCBASED_CTLS,&#160;IA32_VMX_TRUE_EXIT_CTLS,&#160;and&#160;<br/>IA32_VMX_TRUE_ENTRY_CTLS.&#160;These&#160;capability MSRs&#160;report,&#160;respectively,&#160;on&#160;the allowed settings of all&#160;of&#160;the&#160;<br/>pin-based VM-execution&#160;controls,&#160;the&#160;primary processor-based&#160;VM-execution controls,&#160;the VM-exit&#160;controls, and&#160;<br/>the VM-entry controls.<br/>Software&#160;may use one of&#160;the following high-level algorithms&#160;to determine the correct&#160;default control&#160;settings:</p>
<p style="position:absolute;top:503px;left:808px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:529px;left:69px;white-space:nowrap" class="ft03">1.&#160;The following algorithm&#160;does not&#160;us<a href="o_fe12b1e2a880e0ce-1944.html">e the details given in Appendix A.2:</a></p>
<p style="position:absolute;top:553px;left:94px;white-space:nowrap" class="ft08">a.&#160;Ignore bit&#160;55 of&#160;the&#160;IA32_VMX_BASIC&#160;MSR.<br/>b.&#160;Using&#160;RDMSR, read the&#160;VMX capability MSRs&#160;IA32_VMX_PINBASED_CTLS,&#160;IA32_VMX_PROCBASED_CTLS,&#160;</p>
<p style="position:absolute;top:594px;left:120px;white-space:nowrap" class="ft03">IA32_VMX_EXIT_CTLS, and&#160;IA32_VMX_ENTRY_CTLS.</p>
<p style="position:absolute;top:618px;left:95px;white-space:nowrap" class="ft03">c.&#160;Set&#160;the VMX controls as&#160;follows:</p>
<p style="position:absolute;top:642px;left:120px;white-space:nowrap" class="ft07">i)&#160;If&#160;the relevant VMX capability MSR&#160;reports&#160;that a control&#160;has a single setting, use that&#160;setting.<br/>ii)&#160;If (1)&#160;the relevant&#160;VMX capability MSR reports that a control can&#160;be set to 0&#160;or&#160;1; and&#160;(2)&#160;the&#160;control‚Äôs&#160;</p>
<p style="position:absolute;top:682px;left:146px;white-space:nowrap" class="ft03">meaning is&#160;known to&#160;the VMM;&#160;then set&#160;the control&#160;based on functionality&#160;desired.</p>
<p style="position:absolute;top:706px;left:120px;white-space:nowrap" class="ft03">iii)&#160;If (1)&#160;the relevant&#160;VMX capability MSR reports that a control can&#160;be set to 0&#160;or&#160;1; and&#160;(2)&#160;the&#160;control‚Äôs&#160;</p>
<p style="position:absolute;top:723px;left:146px;white-space:nowrap" class="ft03">meaning is&#160;not known to&#160;the VMM;&#160;then set the&#160;control&#160;to 0.</p>
<p style="position:absolute;top:745px;left:95px;white-space:nowrap" class="ft06">A VMM using this algorithm will set to 1 all controls&#160;in the&#160;default1 class (in step&#160;<a href="o_fe12b1e2a880e0ce-1215.html">(c)(i)). It will ope</a>rate<br/>correctly even on processors that allow some&#160;controls in&#160;the&#160;default1 class to be 0. However,&#160;such&#160;a&#160;VMM will<br/>not be able to use&#160;the&#160;new&#160;features&#160;enabled by&#160;the 0-setting&#160;of such&#160;controls. For that reason, this&#160;algorithm<br/>is not&#160;recommended.</p>
<p style="position:absolute;top:819px;left:69px;white-space:nowrap" class="ft03">2.&#160;The&#160;following algorithm&#160;uses the&#160;details given in&#160;<a href="o_fe12b1e2a880e0ce-1944.html">Appendix&#160;A.2. This&#160;</a>algorithm requires software&#160;to know&#160;the&#160;</p>
<p style="position:absolute;top:835px;left:94px;white-space:nowrap" class="ft08">identity&#160;of the&#160;controls&#160;in the&#160;default1&#160;class:<br/>a.&#160;Using RDMSR,&#160;read the&#160;IA32_VMX_BASIC&#160;MSR.<br/>b.&#160;Use&#160;bit&#160;55 of that MSR&#160;as follows:</p>
<p style="position:absolute;top:907px;left:120px;white-space:nowrap" class="ft03">i)&#160;If&#160;bit&#160;55 is 0, use RDMSR to read the&#160;VMX capability MSRs IA32_VMX_PINBASED_CTLS,&#160;</p>
<p style="position:absolute;top:924px;left:146px;white-space:nowrap" class="ft03">IA32_VMX_PROCBASED_CTLS,&#160;IA32_VMX_EXIT_CTLS, and IA32_VMX_ENTRY_CTLS.</p>
<p style="position:absolute;top:948px;left:120px;white-space:nowrap" class="ft03">ii)&#160;If bit&#160;55&#160;is&#160;1, use&#160;RDMSR to&#160;read&#160;the VMX&#160;capability MSRs IA32_VMX_TRUE_PINBASED_CTLS,&#160;</p>
<p style="position:absolute;top:964px;left:146px;white-space:nowrap" class="ft06">IA32_VMX_TRUE_PROCBASED_CTLS,&#160;IA32_VMX_TRUE_EXIT_CTLS,&#160;and&#160;<br/>IA32_VMX_TRUE_ENTRY_CTLS.</p>
<p style="position:absolute;top:1021px;left:69px;white-space:nowrap" class="ft03">1.&#160;These&#160;algorithms&#160;apply only to&#160;the&#160;pin-based VM-execution&#160;controls, the primary&#160;processor-based&#160;VM-execution&#160;controls, the VM-</p>
<p style="position:absolute;top:1038px;left:91px;white-space:nowrap" class="ft03">exit&#160;controls,&#160;and the&#160;VM-entry&#160;controls.&#160;Because there are&#160;no&#160;secondary processor-based VM-execution&#160;controls in&#160;the default1&#160;</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft03">class,&#160;a VMM&#160;can&#160;always set to&#160;0&#160;any such&#160;control whose&#160;meaning&#160;is&#160;unknown&#160;to&#160;it.</p>
</div>
</body>
</html>
