02.00 00 20 
00000000 
0000016E 
000001B7 
000001B9 
00000000 
00000000 
00000000 
00000000 
0000053F 
00000000 
0000054F 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
0000091C 
00000000 
00000000 
00000000 
00000000 
00000000 
0 22 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 !
!
5 
{ @pdecl { { @n clock @t - @bnd -
@das -
@com_at 1 œµÕ≥ ‰»Î ±÷” 50MHz
@nregout @strngth none @exprng none @dly -
@block -
} @md input @iv clock
} @gr DEF @idx -1 } { @pdecl { { @n switch @t - @bnd { @cnt 1 { @f 1
@d downto @t 0
} } @das -
@nregout @strngth none @exprng none @dly -
@block -
} @md input @iv switch
} @gr DEF @idx -1 } { @pdecl { { @n disp_RGB @t - @bnd { @cnt 1 { @f 2
@d downto @t 0
} } @das -
@com_at 1 VGA ˝æ› ‰≥ˆ
@nregout @strngth none @exprng none @dly -
@block -
} @md output @iv disp_RGB
} @gr DEF @idx -1 } { @pdecl { { @n hsync @t wire @bnd -
@das -
@com_at 1 VGA––Õ¨≤Ω–≈∫≈
@nregout @strngth none @exprng none @dly -
@block -
} @md output @iv hsync
} @gr DEF @idx -1 } { @pdecl { { @n vsync @t wire @bnd -
@das -
@com_at 1 VGA≥°Õ¨≤Ω–≈∫≈
@nregout @strngth none @exprng none @dly -
@block -
} @md output @iv vsync
} @gr DEF @idx -1 } L { @bl 8 @el 13 @il 35 @nvis } !
0 L { @nvis } !
8 { { @n hsync_end @t integer @bnd -
@das -
@nregout @strngth none @exprng none @dly -
@block -
} @iv 10'd95
@genInc -
} { { @n hdat_begin @t integer @bnd -
@das -
@nregout @strngth none @exprng none @dly -
@block -
} @iv 10'd143
@genInc -
} { { @n hdat_end @t integer @bnd -
@das -
@nregout @strngth none @exprng none @dly -
@block -
} @iv 10'd783
@genInc -
} { { @n hpixel_end @t integer @bnd -
@das -
@nregout @strngth none @exprng none @dly -
@block -
} @iv 10'd799
@genInc -
} { { @n vsync_end @t integer @bnd -
@das -
@nregout @strngth none @exprng none @dly -
@block -
} @iv 10'd1
@genInc -
} { { @n vdat_begin @t integer @bnd -
@das -
@nregout @strngth none @exprng none @dly -
@block -
} @iv 10'd34
@genInc -
} { { @n vdat_end @t integer @bnd -
@das -
@nregout @strngth none @exprng none @dly -
@block -
} @iv 10'd514
@genInc -
} { { @n vline_end @t integer @bnd -
@das -
@nregout @strngth none @exprng none @dly -
@block -
} @iv 10'd524
@genInc -
} L { @nvis } !
3 
