#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec 12 20:42:44 2023
# Process ID: 5856
# Current directory: C:/Users/Cesar/Documents/GitHub/FPinGA
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/Users/Cesar/Documents/GitHub/FPinGA/vivado.log
# Journal file: C:/Users/Cesar/Documents/GitHub/FPinGA\vivado.jou
# Running On: DESKTOP-89OFCK6, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 10, Host memory: 68614 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
read_verilog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 456.555 ; gain = 158.719
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/xfft_1/xfft_1.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/xfft_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/div_gen_0/div_gen_0.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/div_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/mult_gen_0/mult_gen_0.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/mult_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/ip/mult_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/div_gen_0.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/mult_gen_0.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/xfft_1.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18852
WARNING: [Synth 8-10795] illegal cast without ' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:12]
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:12]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1276.617 ; gain = 410.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'audio_clk_wiz' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/audio_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71768]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 57.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 11.750000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'audio_clk_wiz' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/audio_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/debouncer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'recorder' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-5856-DESKTOP-89OFCK6/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-5856-DESKTOP-89OFCK6/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'P' does not match port width (64) of module 'mult_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:70]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 18000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (15) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:78]
WARNING: [Synth 8-689] width (16) of port connection 'addrb' does not match port width (15) of module 'xilinx_true_dual_port_read_first_2_clock_ram' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'recorder' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-5856-DESKTOP-89OFCK6/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-5856-DESKTOP-89OFCK6/realtime/div_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:133]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'fft_spacing' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:127]
WARNING: [Synth 8-7023] instance 'fft_spacing' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:127]
INFO: [Synth 8-6157] synthesizing module 'xfft_1' [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-5856-DESKTOP-89OFCK6/realtime/xfft_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xfft_1' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/.Xil/Vivado-5856-DESKTOP-89OFCK6/realtime/xfft_1_stub.v:6]
WARNING: [Synth 8-7071] port 'event_status_channel_halt' of module 'xfft_1' is unconnected for instance 'fft' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:188]
WARNING: [Synth 8-7023] instance 'fft' of module 'xfft_1' has 18 connections declared, but only 17 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:188]
INFO: [Synth 8-6157] synthesizing module 'tone_detection_fsm' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:57]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:154]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'first_div' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:148]
WARNING: [Synth 8-7023] instance 'first_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:148]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:162]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'second_div' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:156]
WARNING: [Synth 8-7023] instance 'second_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:156]
WARNING: [Synth 8-689] width (62) of port connection 'm_axis_dout_tdata' does not match port width (64) of module 'div_gen_0' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:170]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_gen_0' is unconnected for instance 'third_div' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:164]
WARNING: [Synth 8-7023] instance 'third_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:164]
INFO: [Synth 8-6155] done synthesizing module 'tone_detection_fsm' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:4]
WARNING: [Synth 8-87] always_comb on 'largest_address_reg' did not result in combinational logic [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:61]
WARNING: [Synth 8-6014] Unused sequential element ready_to_div_reg was removed.  [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:39]
WARNING: [Synth 8-6014] Unused sequential element pwm_counter_reg was removed.  [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:75]
WARNING: [Synth 8-6014] Unused sequential element sampled_mic_data_reg was removed.  [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:90]
WARNING: [Synth 8-87] always_comb on 'tone_ident_reg' did not result in combinational logic [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:122]
WARNING: [Synth 8-87] always_comb on 'mode_reg' did not result in combinational logic [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:146]
WARNING: [Synth 8-3848] Net audio_data in module/entity top_level does not have driver. [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:60]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.426 ; gain = 543.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.426 ; gain = 543.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1409.426 ; gain = 543.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1409.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1/xfft_1_in_context.xdc] for cell 'fft'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/xfft_1/ip/xfft_1/xfft_1/xfft_1_in_context.xdc] for cell 'fft'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/first_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/first_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/second_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/second_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/third_div'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'tone_detection/third_div'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'fft_spacing'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/div_gen_0/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'fft_spacing'
Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'recorder/multiply'
Finished Parsing XDC File [c:/Users/Cesar/Documents/GitHub/FPinGA/ip/mult_gen_0/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'recorder/multiply'
Parsing XDC File [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ss0_cdp'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'ss1_c[7]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'pmoda[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'pmoda[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'pmoda[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'pmoda[3]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'pmoda[4]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'pmoda[5]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'pmoda[6]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'pmoda[7]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'pmodb[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'pmodb[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'pmodb[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'pmodbclk'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'pmodblock'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'pmodb[3]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'pmodb[4]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'pmodb[5]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'pmodb[6]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'pmodb[7]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_n'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'hdmi_clk_p'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_n[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[0]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[1]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'hdmi_tx_p[2]'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'spkl'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'spkr'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'spk*'. [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc:122]
Finished Parsing XDC File [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cesar/Documents/GitHub/FPinGA/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1442.660 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'fft_spacing' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'recorder/multiply' at clock pin 'CLK' is different from the actual clock period '10.173', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'tone_detection/first_div' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'tone_detection/second_div' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'tone_detection/third_div' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.660 ; gain = 576.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.660 ; gain = 576.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fft. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fft_spacing. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tone_detection/first_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tone_detection/second_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for tone_detection/third_div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for recorder/multiply. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.660 ; gain = 576.734
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'largest_address_reg' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'mode_reg' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:146]
WARNING: [Synth 8-327] inferring latch for variable 'tone_ident_reg' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:122]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1442.660 ; gain = 576.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Multipliers : 
	               7x33  Multipliers := 3     
+---RAMs : 
	             140K Bit	(18000 X 8 bit)          RAMs := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	  20 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element recorder/audio_buffer/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[15]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[14]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[13]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[12]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[11]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[10]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[9]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[8]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[7]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[6]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (recorder/largest_address_reg[0]) is unused and will be removed from module top_level.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[31]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[30]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[29]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[28]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[27]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[26]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[25]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[24]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[23]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[22]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[21]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[20]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[19]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[18]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[17]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[16]/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[15]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[14]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[13]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[12]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[11]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[10]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[9]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[8]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[7]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[6]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[5]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[4]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[3]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[2]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[1]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'recorder/largest_address_reg[0]__0/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/recorder.sv:32]
WARNING: [Synth 8-3332] Sequential element (mode_reg[2]) is unused and will be removed from module top_level.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'fft_out_valid_reg/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:173]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:173]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:173]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'fft_out_ready_reg/Q' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:171]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:171]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/top_level.sv:171]
WARNING: [Synth 8-3332] Sequential element (tone_ident_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (tone_ident_reg[1]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1442.660 ; gain = 576.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1442.660 ; gain = 576.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1442.660 ; gain = 576.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[0] with 1st driver pin 'tone_detection/i_441/O' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:120]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[0] with 2nd driver pin 'VCC' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:120]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:120]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[1] with 1st driver pin 'tone_detection/i_455/O' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:120]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[1] with 2nd driver pin 'GND' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:120]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:120]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[2] with 1st driver pin 'tone_detection/i_470/O' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:120]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[2] with 2nd driver pin 'VCC' [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:120]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[2] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Cesar/Documents/GitHub/FPinGA/hdl/tone_detection_fsm.sv:120]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1442.660 ; gain = 576.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tone_detection/first_div  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tone_detection/second_div  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \tone_detection/third_div  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module fft_spacing has unconnected pin s_axis_dividend_tvalid
ERROR: [Synth 8-5535] port <clk_100mhz> has illegal connections. It is illegal to have a port connected to an input buffer and other components. The following are the port connections :
Input Buffer:
	Port I of instance \macw/clkin1_ibufg (IBUF) in module <top_level>
Other Components:
	Port C of instance \tone_detection/state_reg[1] (FD) in module top_level
	Port C of instance fft_last_reg(FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[32] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[31] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[30] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[29] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[28] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[27] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[26] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[25] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[24] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[23] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[22] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[21] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[20] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[19] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[18] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[17] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[16] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[15] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[14] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[13] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[12] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[11] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[10] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[9] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[8] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[7] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[6] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[5] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[4] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[3] (FDE) in module top_level
	Port C of instance \tone_detection/change_1_reg[2] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[32] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[31] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[30] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[29] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[28] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[27] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[26] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[25] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[24] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[23] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[22] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[21] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[20] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[19] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[18] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[17] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[16] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[15] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[14] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[13] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[12] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[11] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[10] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[9] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[8] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[7] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[6] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[5] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[4] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[3] (FDE) in module top_level
	Port C of instance \tone_detection/change_3_reg[2] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[31] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[30] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[29] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[28] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[27] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[26] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[25] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[24] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[23] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[22] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[21] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[20] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[19] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[18] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[17] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[16] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[15] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[14] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[13] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[12] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[11] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[10] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[9] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[8] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[7] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[6] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[5] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[4] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[3] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[2] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[1] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_3_reg[0] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[31] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[30] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[29] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[28] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[27] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[26] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[25] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[24] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[23] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[22] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[21] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[20] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[19] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[18] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[17] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[16] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[15] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[14] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[13] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[12] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[11] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[10] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[9] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[8] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[7] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[6] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[5] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[4] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[3] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[2] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[1] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_1_reg[0] (FDRE) in module top_level
	Port C of instance \display/segment_state_reg[7] (FDRE) in module top_level
	Port C of instance \display/segment_state_reg[6] (FDRE) in module top_level
	Port C of instance \display/segment_state_reg[5] (FDRE) in module top_level
	Port C of instance \display/segment_state_reg[4] (FDRE) in module top_level
	Port C of instance \display/segment_state_reg[3] (FDRE) in module top_level
	Port C of instance \display/segment_state_reg[2] (FDRE) in module top_level
	Port C of instance \display/segment_state_reg[1] (FDRE) in module top_level
	Port C of instance \display/segment_state_reg[0] (FDSE) in module top_level
	Port aclk of instance fft_spacing(div_gen_0) in module top_level
	Port aclk of instance fft(xfft_1) in module top_level
	Port C of instance \tone_detection/state_reg[0] (FD) in module top_level
	Port aclk of instance \tone_detection/first_div (div_gen_0__1) in module top_level
	Port aclk of instance \tone_detection/second_div (div_gen_0__2) in module top_level
	Port aclk of instance \tone_detection/third_div (div_gen_0__3) in module top_level
	Port C of instance \tone_detection/fft_counter_reg[0] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_counter_reg[1] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_counter_reg[2] (FDRE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[0] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[1] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[2] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[3] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[4] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[5] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[6] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[7] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[8] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[9] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[10] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[11] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[12] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[13] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[14] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[15] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[16] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[17] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[18] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[19] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[20] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[21] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[22] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[23] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[24] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[25] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[26] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[27] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[28] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[29] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[30] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_2_reg[31] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[2] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[3] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[4] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[5] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[6] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[7] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[8] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[9] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[10] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[11] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[12] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[13] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[14] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[15] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[16] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[17] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[18] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[19] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[20] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[21] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[22] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[23] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[24] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[25] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[26] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[27] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[28] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[29] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[30] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[31] (FDE) in module top_level
	Port C of instance \tone_detection/change_2_reg[32] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[0] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[1] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[2] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[3] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[4] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[5] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[6] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[7] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[8] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[9] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[10] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[11] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[12] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[13] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[14] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[15] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[16] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[17] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[18] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[19] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[20] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[21] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[22] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[23] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[24] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[25] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[26] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[27] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[28] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[29] (FDE) in module top_level
	Port C of instance \tone_detection/fft_data_reg_4_reg[30] (FDE) in module top_level
	Port C of instance \tone_detection/valid_signal_reg (FD) in module top_level
	Port C of instance \val_to_display_reg[13] (FD) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[0] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[1] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[2] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[3] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[4] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[5] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[6] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[7] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[8] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[9] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[10] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[11] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[12] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[13] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[14] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[15] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[16] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[17] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[18] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[19] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[20] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[21] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[22] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[23] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[24] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[25] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[26] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[27] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[28] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[29] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[30] (FDR) in module top_level
	Port C of instance \tone_detection/cycle_counter_reg[31] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[31] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[30] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[29] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[28] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[27] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[26] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[25] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[24] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[23] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[22] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[21] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[20] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[19] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[18] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[17] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[16] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[15] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[14] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[13] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[12] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[11] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[10] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[9] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[8] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[7] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[6] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[5] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[4] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[3] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[2] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[1] (FDR) in module top_level
	Port C of instance \display/segment_counter_reg[0] (FDR) in module top_level
	Port C of instance \fft_data_count_reg[0] (FDE) in module top_level
	Port C of instance \fft_data_count_reg[1] (FDE) in module top_level
	Port C of instance \fft_data_count_reg[2] (FDE) in module top_level
	Port C of instance \fft_data_count_reg[3] (FDE) in module top_level
	Port C of instance \fft_data_count_reg[4] (FDE) in module top_level
	Port C of instance \fft_data_count_reg[5] (FDE) in module top_level
	Port C of instance \fft_data_count_reg[6] (FDE) in module top_level
	Port C of instance \fft_data_count_reg[7] (FDE) in module top_level
	Port C of instance \fft_data_count_reg[8] (FDE) in module top_level
	Port C of instance \fft_data_count_reg[9] (FDE) in module top_level
	Port C of instance \fft_data_count_reg[10] (FDE) in module top_level

ERROR: [Synth 8-2918] Failing due to illegal port connections
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1442.660 ; gain = 543.500
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 104 Warnings, 115 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 20:43:29 2023...
