
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.41

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: domain_reset_n[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: domain_reset_n[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ domain_reset_n[3]$_SDFFE_PN0P_/CK (DFF_X2)
     2   12.07    0.01    0.10    0.10 v domain_reset_n[3]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net25 (net)
                  0.01    0.00    0.10 v _403_/A (INV_X1)
     1    2.14    0.01    0.01    0.11 ^ _403_/ZN (INV_X1)
                                         _173_ (net)
                  0.01    0.00    0.11 ^ _404_/C2 (AOI221_X1)
     1    1.33    0.01    0.01    0.12 v _404_/ZN (AOI221_X1)
                                         _031_ (net)
                  0.01    0.00    0.12 v domain_reset_n[3]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ domain_reset_n[3]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: domain_enable[2] (input port clocked by core_clock)
Endpoint: target_status[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.76    0.00    0.00    0.20 v domain_enable[2] (in)
                                         domain_enable[2] (net)
                  0.00    0.00    0.20 v input3/A (BUF_X2)
     2   16.01    0.01    0.03    0.23 v input3/Z (BUF_X2)
                                         net3 (net)
                  0.01    0.00    0.23 v _256_/A (XOR2_X2)
     2    3.55    0.01    0.05    0.29 v _256_/Z (XOR2_X2)
                                         _055_ (net)
                  0.01    0.00    0.29 v _257_/A4 (OR4_X2)
     2   10.49    0.02    0.12    0.41 v _257_/ZN (OR4_X2)
                                         _056_ (net)
                  0.02    0.00    0.41 v _258_/A3 (NAND3_X4)
     4   14.01    0.02    0.03    0.44 ^ _258_/ZN (NAND3_X4)
                                         _057_ (net)
                  0.02    0.00    0.44 ^ _259_/A (BUF_X8)
    10   18.77    0.01    0.03    0.46 ^ _259_/Z (BUF_X8)
                                         _058_ (net)
                  0.01    0.00    0.46 ^ _418_/S (MUX2_X1)
     1    1.55    0.01    0.06    0.52 v _418_/Z (MUX2_X1)
                                         _183_ (net)
                  0.01    0.00    0.52 v _419_/A2 (AND2_X1)
     1    1.34    0.01    0.03    0.55 v _419_/ZN (AND2_X1)
                                         _036_ (net)
                  0.01    0.00    0.55 v target_status[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.55   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ target_status[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: domain_enable[2] (input port clocked by core_clock)
Endpoint: target_status[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.76    0.00    0.00    0.20 v domain_enable[2] (in)
                                         domain_enable[2] (net)
                  0.00    0.00    0.20 v input3/A (BUF_X2)
     2   16.01    0.01    0.03    0.23 v input3/Z (BUF_X2)
                                         net3 (net)
                  0.01    0.00    0.23 v _256_/A (XOR2_X2)
     2    3.55    0.01    0.05    0.29 v _256_/Z (XOR2_X2)
                                         _055_ (net)
                  0.01    0.00    0.29 v _257_/A4 (OR4_X2)
     2   10.49    0.02    0.12    0.41 v _257_/ZN (OR4_X2)
                                         _056_ (net)
                  0.02    0.00    0.41 v _258_/A3 (NAND3_X4)
     4   14.01    0.02    0.03    0.44 ^ _258_/ZN (NAND3_X4)
                                         _057_ (net)
                  0.02    0.00    0.44 ^ _259_/A (BUF_X8)
    10   18.77    0.01    0.03    0.46 ^ _259_/Z (BUF_X8)
                                         _058_ (net)
                  0.01    0.00    0.46 ^ _418_/S (MUX2_X1)
     1    1.55    0.01    0.06    0.52 v _418_/Z (MUX2_X1)
                                         _183_ (net)
                  0.01    0.00    0.52 v _419_/A2 (AND2_X1)
     1    1.34    0.01    0.03    0.55 v _419_/ZN (AND2_X1)
                                         _036_ (net)
                  0.01    0.00    0.55 v target_status[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.55   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ target_status[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.1480151265859604

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7455

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
12.265305519104004

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8882

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: _437_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: target_status[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _437_/CK (DFF_X2)
   0.10    0.10 v _437_/Q (DFF_X2)
   0.06    0.16 v _256_/Z (XOR2_X2)
   0.12    0.28 v _257_/ZN (OR4_X2)
   0.03    0.31 ^ _258_/ZN (NAND3_X4)
   0.03    0.34 ^ _259_/Z (BUF_X8)
   0.06    0.39 v _418_/Z (MUX2_X1)
   0.03    0.43 v _419_/ZN (AND2_X1)
   0.00    0.43 v target_status[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.43   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ target_status[0]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.43   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: domain_reset_n[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: domain_reset_n[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ domain_reset_n[3]$_SDFFE_PN0P_/CK (DFF_X2)
   0.10    0.10 v domain_reset_n[3]$_SDFFE_PN0P_/Q (DFF_X2)
   0.01    0.11 ^ _403_/ZN (INV_X1)
   0.01    0.12 v _404_/ZN (AOI221_X1)
   0.00    0.12 v domain_reset_n[3]$_SDFFE_PN0P_/D (DFF_X2)
           0.12   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ domain_reset_n[3]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.12   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.5515

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.4094

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
74.233908

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.86e-04   1.27e-05   3.99e-06   3.03e-04  63.6%
Combinational          7.84e-05   8.81e-05   6.49e-06   1.73e-04  36.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.64e-04   1.01e-04   1.05e-05   4.76e-04 100.0%
                          76.6%      21.2%       2.2%
