{
    "line_num": [
        [
            109,
            295
        ],
        [
            107,
            107
        ],
        [
            88,
            104
        ]
    ],
    "blocks": [
        "initial begin\n  $timeformat(-9,2,\"ns\", 16);\n`ifdef SDFSCAN\n  $sdf_annotate(\"sdf/ACCUM_tsmc18_scan.sdf\", test.top);\n`endif\n\n  clk         = 1'b0;\n  reset       = 1'b1;  \n  scan_in0    = 1'b0;\n  scan_in1    = 1'b0;\n  scan_in2    = 1'b0;\n  scan_in3    = 1'b0;\n  scan_in4    = 1'b0;\n  scan_enable = 1'b0;\n  test_mode   = 1'b0;\n\n  clear = 1'b0;\n  W <= 0;\n \n  repeat(2)\n    @(posedge clk);\n  reset = 1'b0; \n\n\n  \n  for (model=0; model<2; model=model+1) begin\n    for (rate=0; rate<4; rate=rate+1) begin\n      for (operation=0; operation<3; operation = operation+1) begin\n        if(!(model==0 && operation==2)) begin \n          for (type=0; type<2; type=type+1) begin\n            for (law=0; law<2; law=law+1) begin\n              $display(\"%s %s %s %s %s law\", models[model], rates[rate], operations[operation], types[type], laws[law]);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"vectorSize.t\"}, vectorSizes);\n              loop = vectorSizes[0];\n              \n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wa1.t\"}, WA1s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wa2.t\"}, WA2s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb1.t\"}, WB1s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb2.t\"}, WB2s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb3.t\"}, WB3s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb4.t\"}, WB4s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb5.t\"}, WB5s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb6.t\"}, WB6s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"sez.t\"}, SEZs);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"se.t\"}, SEs);\n\n              @(posedge clk);\n\n              for (j=0; j<loop; j=j+1) begin \n\n                \n                clear = 1'b1;\n                @(posedge clk);\n                clear = 1'b0; \n                @(posedge clk);\n\n                for (k=0; k<9; k=k+1) begin\n                  case(k)\n                    0: begin W <= WB1s[j]; end\n                    1: begin W <= WB2s[j]; end\n                    2: begin W <= WB3s[j]; end\n                    3: begin W <= WB4s[j]; end\n                    4: begin W <= WB5s[j]; end\n                    5: begin W <= WB6s[j]; end\n                    6: begin W <= WA1s[j]; end\n                    7: begin W <= WA2s[j]; end\n                    8: begin W <= 0; end\n                  endcase\n\n                  @(negedge clk);\n\n                  if(k === 6 && S[15:1] !== SEZs[j]) begin\n                    $display(\"%t ERROR: Test #%7d failed for %s, rate = %s, law = %s, %s, %s, W = %h. S = %h instead of %h\", $time, j, models[model], rates[rate], laws[law], types[type], operations[operation], W, S[15:1], SEZs[j]);\n`ifdef ERRORSTOP\n                    $stop;\n`endif\n                  end\n                  else if(k === 8 && S[15:1] !== SEs[j]) begin\n                    $display(\"%t ERROR: Test #%7d failed for %s, rate = %s, law = %s, %s, %s, W = %h. S = %h instead of %h\", $time, j, models[model], rates[rate], laws[law], types[type], operations[operation], W, S[15:1], SEs[j]);\n`ifdef ERRORSTOP\n                    $stop;\n`endif\n                  end \n                  @(posedge clk);\n                end \n              end \n            end \n          end \n        end \n      end \n    end \n  end \n\n  \n  for (model=0; model<2; model=model+1) begin\n    for (rate=0; rate<4; rate=rate+1) begin\n      for (operation=0; operation<2; operation = operation+1) begin\n        for (type=0; type<2; type=type+1) begin\n          if(!(model==0 && type==1)) begin \n            for (law=2; law<4; law=law+1) begin\n              $display(\"%s %s %s %s %s law\", models[model], rates[rate], operations[operation], types[type], laws[law]);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"vectorSize.t\"}, vectorSizes);\n              loop = vectorSizes[0];\n              \n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wa1.t\"}, WA1s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wa2.t\"}, WA2s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb1.t\"}, WB1s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb2.t\"}, WB2s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb3.t\"}, WB3s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb4.t\"}, WB4s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb5.t\"}, WB5s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\", models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"wb6.t\"}, WB6s);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"sez.t\"}, SEZs);\n              $readmemh({\"../model/adpcm-itu/vector_out/\",laws[law],\"/\",models[model], \"/\", types[type],\"/\",\n                operations[operation],\"/\",rates[rate],\"/\",\"se.t\"}, SEs);\n\n              @(posedge clk);\n\n              for (j=0; j<loop; j=j+1) begin \n\n                \n                clear = 1'b1;\n                @(posedge clk);\n                clear = 1'b0; \n                @(posedge clk);\n\n                for (k=0; k<9; k=k+1) begin\n                  case(k)\n                    0: begin W <= WB1s[j]; end\n                    1: begin W <= WB2s[j]; end\n                    2: begin W <= WB3s[j]; end\n                    3: begin W <= WB4s[j]; end\n                    4: begin W <= WB5s[j]; end\n                    5: begin W <= WB6s[j]; end\n                    6: begin W <= WA1s[j]; end\n                    7: begin W <= WA2s[j]; end\n                    8: begin W <= 0; end\n                  endcase\n\n                  @(negedge clk);\n\n                  if(k === 6 && S[15:1] !== SEZs[j]) begin\n                    $display(\"%t ERROR: Test #%7d failed for %s, rate = %s, law = %s, %s, %s, W = %h. S = %h instead of %h\", $time, j, models[model], rates[rate], laws[law], types[type], operations[operation], W, S[15:1], SEZs[j]);\n`ifdef ERRORSTOP\n                    $stop;\n`endif\n                  end\n                  else if(k === 8 && S[15:1] !== SEs[j]) begin\n                    $display(\"%t ERROR: Test #%7d failed for %s, rate = %s, law = %s, %s, %s, W = %h. S = %h instead of %h\", $time, j, models[model], rates[rate], laws[law], types[type], operations[operation], W, S[15:1], SEs[j]);\n`ifdef ERRORSTOP\n                    $stop;\n`endif\n                  end \n                  @(posedge clk);\n                end \n              end \n            end \n          end \n        end \n      end \n    end \n  end \n\n  #10 $display(\"%t TEST COMPLETE\", $time);\n  $finish;\nend ",
        "always #(`CLK_PERIOD/2) clk = ~clk;",
        "initial begin\n  rates[0]      = \"40\";\n  rates[1]      = \"32\";\n  rates[2]      = \"24\";\n  rates[3]      = \"16\";\n  laws[0]       = \"AA\";\n  laws[1]       = \"MM\";\n  laws[2]       = \"AM\";\n  laws[3]       = \"MA\";\n  operations[0] = \"nrm\";\n  operations[1] = \"ovr\";\n  operations[2] = \"i\";\n  types[0]      = \"reset\";\n  types[1]      = \"homing\";\n  models[0]     = \"enc\";\n  models[1]     = \"dec\";\nend"
    ]
}