# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../FMTransmitter.gen/sources_1/bd/DDS/ipshared/7698" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_microblaze_0_1/DDS_microblaze_0_1_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_clk_wiz_0_0/DDS_clk_wiz_0_0_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_dlmb_v10_1/DDS_dlmb_v10_1_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_ilmb_v10_1/DDS_ilmb_v10_1_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_dlmb_bram_if_cntlr_1/DDS_dlmb_bram_if_cntlr_1_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_ilmb_bram_if_cntlr_1/DDS_ilmb_bram_if_cntlr_1_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_lmb_bram_1/sim/DDS_lmb_bram_1.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_mdm_1_1/DDS_mdm_1_1_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_rst_clk_wiz_0_100M_0/DDS_rst_clk_wiz_0_100M_0_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_axi_uartlite_0_0/DDS_axi_uartlite_0_0_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_dds_compiler_0_1/DDS_dds_compiler_0_1_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_ila_0_0/sim/DDS_ila_0_0.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_dds_compiler_1_0/DDS_dds_compiler_1_0_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_ila_0_1/sim/DDS_ila_0_1.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_mult_gen_0_0/DDS_mult_gen_0_0_sim_netlist.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/ip/DDS_ila_2_1/sim/DDS_ila_2_1.v" \
"../../../../FMTransmitter.ip_user_files/bd/DDS/sim/DDS.v" \
"../../../../FMTransmitter.gen/sources_1/bd/DDS/hdl/DDS_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
