git clone --depth 1 --no-tags https://github.com/goodhumored/guap-schematech.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758280595
git clone --depth 1 --no-tags https://github.com/MelikaRajabi/Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758418482
git clone --depth 1 --no-tags https://github.com/MrinmoyOpsAlpha/Processor-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759015023
git clone --depth 1 --no-tags https://github.com/jjxsone/cpu_8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758850488
git clone --depth 1 --no-tags https://github.com/Magic-number-of-hope/vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759409059
git clone --depth 1 --no-tags https://github.com/markthumes/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760051661
git clone --depth 1 --no-tags https://github.com/YqGe585/Digital-Differential-Analyzer-for-Lorenz-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758169055
git clone --depth 1 --no-tags https://github.com/chinnikrishna123/100_Days_of_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761019077
git clone --depth 1 --no-tags https://github.com/countsp/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759263626
git clone --depth 1 --no-tags https://github.com/L0Xie-RHIT/MISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761364192
git clone --depth 1 --no-tags https://github.com/etemeskutCEO/8_bit_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758881148
git clone --depth 1 --no-tags https://github.com/emirhanerguun/Pushbutton-Debouncer-and-Clock-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761698155
git clone --depth 1 --no-tags https://github.com/Daniel7-28/Clock-Alarm-and-Chronometer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762101603
git clone --depth 1 --no-tags https://github.com/kalluri-bhavana/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761745726
git clone --depth 1 --no-tags https://github.com/sujankumarsj/the-sujan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759935346
git clone --depth 1 --no-tags https://github.com/MertEmirSeker/32-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762843405
git clone --depth 1 --no-tags https://github.com/lucasmsilva-unifesp/verilog_matriz_led_8x8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758298773
git clone --depth 1 --no-tags https://github.com/patha-saisrujana/RAM-ROM-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763883248
git clone --depth 1 --no-tags https://github.com/imranur-rahman/copilot-cwe-scenarios-dataset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763878691
git clone --depth 1 --no-tags https://github.com/Tariq0Odeh/Multicycle-RISC-Processor-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764213980
git clone --depth 1 --no-tags https://github.com/Mohamed-ALhussieny/verilog-designs-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764624026
git clone --depth 1 --no-tags https://github.com/XY-IC-Design/IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765302314
git clone --depth 1 --no-tags https://github.com/mralavi20/Computer-Architecture-Project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765366492
git clone --depth 1 --no-tags https://github.com/MrMisterial/tt06_FIR_FILTER_ADAPTABLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765418822
git clone --depth 1 --no-tags https://github.com/leolin0501/IClab.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765226177
git clone --depth 1 --no-tags https://github.com/R21Ranjith/VLSI-P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765255016
git clone --depth 1 --no-tags https://github.com/Monyreak/Slug-simulator-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765782341
git clone --depth 1 --no-tags https://github.com/adarsh169/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765789832
git clone --depth 1 --no-tags https://github.com/xuyh55/Flare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766066315
git clone --depth 1 --no-tags https://github.com/AliKeramatipour/ComputerAidedDesignAss4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766480011
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/Router-1X3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766138369
git clone --depth 1 --no-tags https://github.com/dharshan028/verilog_prac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766520637
git clone --depth 1 --no-tags https://github.com/yb-you/Launchpad_FPGA_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764611447
git clone --depth 1 --no-tags https://github.com/LanaBatnij/ENCS4370--Computer-Architecture--Project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766536863
git clone --depth 1 --no-tags https://github.com/KareemAtefEECE/ALSU-Arithmatic-Sequential-logic-unit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766280853
git clone --depth 1 --no-tags https://github.com/OlympiaSol/Microprocessors-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765345227
git clone --depth 1 --no-tags https://github.com/Bheeshmaverma/32-Bit-Vedic-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766227097
git clone --depth 1 --no-tags https://github.com/wangzilong1989/mpw_analog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766752139
git clone --depth 1 --no-tags https://github.com/Sikandarh11/16-Bit-Processor-in-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767642715
git clone --depth 1 --no-tags https://github.com/candicerayne/ECE241-FPGA-Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767808869
git clone --depth 1 --no-tags https://github.com/jeannie068/Bomberman-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763139980
git clone --depth 1 --no-tags https://github.com/dhilyard/ECE-473-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767010364
git clone --depth 1 --no-tags https://github.com/LuisRosado/DataPath-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767036714
git clone --depth 1 --no-tags https://github.com/jacquygis/jku-tt06-MiniCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767168502
git clone --depth 1 --no-tags https://github.com/Satyajit-IIT/ipa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762256176
git clone --depth 1 --no-tags https://github.com/AerorKus/ee201a_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761085324
git clone --depth 1 --no-tags https://github.com/tenglin0724/Principles-of-Computer-Composition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765176878
git clone --depth 1 --no-tags https://github.com/Abdelrahman1810/Spartan6-DSP48A1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763504221
git clone --depth 1 --no-tags https://github.com/JuanCantu1/FPGA-7-Seg-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764836929
git clone --depth 1 --no-tags https://github.com/marielowry/350cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765501664
git clone --depth 1 --no-tags https://github.com/yuchengwang1121/STAR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763896712
git clone --depth 1 --no-tags https://github.com/wuray890521/IClab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761120930
git clone --depth 1 --no-tags https://github.com/Omarafifi1/ASIC-IC-DESIGN-COURSE-PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767748310
git clone --depth 1 --no-tags https://github.com/Lingling-LynnChan/GPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760304411
git clone --depth 1 --no-tags https://github.com/jaya117/RISCV-HDP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767808547
git clone --depth 1 --no-tags https://github.com/zhangxy567/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758414170
git clone --depth 1 --no-tags https://github.com/Ramagond15/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758461991
git clone --depth 1 --no-tags https://github.com/haya-fatima/MazeGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758622999
git clone --depth 1 --no-tags https://github.com/8ruka0917/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759348619
git clone --depth 1 --no-tags https://github.com/8ruka0917/OneHotCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759349048
git clone --depth 1 --no-tags https://github.com/zustep/verilog_hamming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759431597
git clone --depth 1 --no-tags https://github.com/lthcoding/RISC-V_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760277277
git clone --depth 1 --no-tags https://github.com/CvNhien/CNC_pulse_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760021609
git clone --depth 1 --no-tags https://github.com/sadiqebrahim/Hardnet_Neural_Network_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760877994
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab05-PipelinesAndHazards.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/760836875
git clone --depth 1 --no-tags https://github.com/lilywuuuuu/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762355659
git clone --depth 1 --no-tags https://github.com/reeves0728/NYCU-Digital-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762634036
git clone --depth 1 --no-tags https://github.com/dreamakerChao/Mips_single_cycle_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762332303
git clone --depth 1 --no-tags https://github.com/camailam/PBL3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763278939
git clone --depth 1 --no-tags https://github.com/MdOmarFaruque/Counter_Caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763406258
git clone --depth 1 --no-tags https://github.com/d-e-m/EELE-261.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764306180
git clone --depth 1 --no-tags https://github.com/Ajaleang/Semaforo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764375658
git clone --depth 1 --no-tags https://github.com/marinlopez/152b_lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762009273
git clone --depth 1 --no-tags https://github.com/RAOUMERTC73/Design-Single-Cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765715841
git clone --depth 1 --no-tags https://github.com/LuisRosado/Sumas_Instanciadas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767034297
git clone --depth 1 --no-tags https://github.com/greendimple/2023-USTC-COD-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766978023
git clone --depth 1 --no-tags https://github.com/jai1712/wallace_tree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767386700
git clone --depth 1 --no-tags https://github.com/saltyee1/ic_contest_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767401270
git clone --depth 1 --no-tags https://github.com/Manvith-Prabhu/Digital-lottery-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767553331
git clone --depth 1 --no-tags https://github.com/Cosmina23/Fundamentals-of-computer-engineering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766103116
git clone --depth 1 --no-tags https://github.com/mustafalinan00/caravel_mai_t.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766644776
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/Caravel_Test_Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766908877
git clone --depth 1 --no-tags https://github.com/yahyamohammed007/Register-File-8x16--Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766934661
git clone --depth 1 --no-tags https://github.com/PloeckiPhil/jku-tt06-drops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764904908
git clone --depth 1 --no-tags https://github.com/andsteffey/tt-fpga-hdl-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763747362
git clone --depth 1 --no-tags https://github.com/gabejessil/tt06-verilog-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763745764
git clone --depth 1 --no-tags https://github.com/qian160/SRT4-div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766550212
git clone --depth 1 --no-tags https://github.com/bahaahassan4/ASIC-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758988806
git clone --depth 1 --no-tags https://github.com/OuDret/J2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767014680
git clone --depth 1 --no-tags https://github.com/khavyakj/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761600974
git clone --depth 1 --no-tags https://github.com/Nawras-Ahamed/VSD_Squadron_mini_Research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758953355
git clone --depth 1 --no-tags https://github.com/berrios96sean/NoC_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763392280
git clone --depth 1 --no-tags https://github.com/Shawn531/VLSI-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762648364
git clone --depth 1 --no-tags https://github.com/HaaRTLnewbie/8-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761278520
git clone --depth 1 --no-tags https://github.com/Jackyscloud/FPGA_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766901413
