Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/sdad/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 853733d7b1fc4c64bb690bd45372a7aa --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sssssss3_behav xil_defaultlib.sssssss3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 1 for port choose [C:/Users/12321/Desktop/project_2/project_2.srcs/sim_1/new/sssssss3.v:36]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/uart2.v:24]
WARNING: [VRFC 10-278] actual bit length 19 differs from formal bit length 4 for port addra [C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/uart2.v:25]
WARNING: [VRFC 10-278] actual bit length 19 differs from formal bit length 4 for port addrb [C:/Users/12321/Desktop/project_2/project_2.srcs/sources_1/new/uart2.v:28]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ribbon
Compiling module xil_defaultlib.vga
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0_1
Compiling module xil_defaultlib.Triangle
Compiling module xil_defaultlib.point
Compiling module xil_defaultlib.Line
Compiling module xil_defaultlib.circular
Compiling module xil_defaultlib.rectangular
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.uart2_default
Compiling module xil_defaultlib.uart_default
Compiling module xil_defaultlib.LEDOUT
Compiling module xil_defaultlib.Game_Control
Compiling module xil_defaultlib.apple
Compiling module xil_defaultlib.snake
Compiling module xil_defaultlib.clk_use
Compiling module xil_defaultlib.VGA_use
Compiling module xil_defaultlib.VGA_top
Compiling module xil_defaultlib.Keyboard
Compiling module xil_defaultlib.seg_play
Compiling module xil_defaultlib.play_snake_game
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sssssss3
Compiling module xil_defaultlib.glbl
Built simulation snapshot sssssss3_behav
