#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Apr  8 10:55:55 2025
# Process ID: 28220
# Current directory: C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.runs/synth_1
# Command line: vivado.exe -log Nexys_A7.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys_A7.tcl
# Log file: C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.runs/synth_1/Nexys_A7.vds
# Journal file: C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.runs/synth_1\vivado.jou
# Running On        :DESKTOP-4904BLP
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency     :2918 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16802 MB
# Swap memory       :17179 MB
# Total Virtual     :33982 MB
# Available Virtual :15650 MB
#-----------------------------------------------------------
source Nexys_A7.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 508.008 ; gain = 200.105
Command: read_checkpoint -auto_incremental -incremental C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/utils_1/imports/synth_1/Nexys_A7.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/utils_1/imports/synth_1/Nexys_A7.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Nexys_A7 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1381.785 ; gain = 448.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Nexys_A7' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Project_top_module_exp3.v:3]
INFO: [Synth 8-6157] synthesizing module 'MSSD' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/MSSD.v:3]
INFO: [Synth 8-6157] synthesizing module 'SSD' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/SSD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SSD' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/SSD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MSSD' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/MSSD.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Multi_Cycle_Computer' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Multi_Cycle_Computer.v:1]
INFO: [Synth 8-6157] synthesizing module 'my_datapath' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/my_datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register_rsten' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_rsten.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register_rsten' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_rsten.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_2to1' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_2to1.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_2to1' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_2to1.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_memory' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/ID_memory.v:1]
	Parameter BYTE_SIZE bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'Instructions.hex' is read successfully [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/ID_memory.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ID_memory' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/ID_memory.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'WD' does not match port width (256) of module 'ID_memory' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/my_datapath.v:36]
WARNING: [Synth 8-689] width (32) of port connection 'RD' does not match port width (256) of module 'ID_memory' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/my_datapath.v:37]
INFO: [Synth 8-6157] synthesizing module 'Register_en' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_en.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register_en' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_en.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register_simple' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_simple.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register_simple' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_simple.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_2to1__parameterized0' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_2to1.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_2to1__parameterized0' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_2to1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register_file' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_file.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register_rsten_neg' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_rsten_neg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register_rsten_neg' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_rsten_neg.v:1]
INFO: [Synth 8-6157] synthesizing module 'Decoder_4to16' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Decoder_4to16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_4to16' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Decoder_4to16.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_16to1' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_16to1.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_16to1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux_16to1' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_16to1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_file' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'Extender' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Extender.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_4to1' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_4to1.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_4to1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4to1' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_4to1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_2to1__parameterized1' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_2to1.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_2to1__parameterized1' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_2to1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_2to1__parameterized2' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_2to1.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_2to1__parameterized2' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Mux_2to1.v:1]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/shifter.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/shifter.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/ALU.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'my_datapath' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/my_datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'my_controller' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/my_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register_rsten__parameterized0' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_rsten.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register_rsten__parameterized0' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Register_rsten.v:1]
INFO: [Synth 8-6155] done synthesizing module 'my_controller' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/my_controller.v:1]
WARNING: [Synth 8-6104] Input port 'fsm_state' has an internal driver [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Multi_Cycle_Computer.v:54]
WARNING: [Synth 8-7071] port 'PCS' of module 'my_controller' is unconnected for instance 'my_controller' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Multi_Cycle_Computer.v:36]
WARNING: [Synth 8-7023] instance 'my_controller' of module 'my_controller' has 19 connections declared, but only 18 given [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Multi_Cycle_Computer.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Multi_Cycle_Computer' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Multi_Cycle_Computer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Nexys_A7' (0#1) [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Project_top_module_exp3.v:3]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-3848] Net fsm_state in module/entity Nexys_A7 does not have driver. [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/Project_top_module_exp3.v:21]
WARNING: [Synth 8-7129] Port INSTRUCTION[3] in module my_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port INSTRUCTION[2] in module my_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port INSTRUCTION[1] in module my_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port INSTRUCTION[0] in module my_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1912.895 ; gain = 979.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1912.895 ; gain = 979.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1912.895 ; gain = 979.477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1912.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/constrs_1/imports/EE446/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/constrs_1/imports/EE446/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/constrs_1/imports/EE446/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys_A7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys_A7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2021.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2021.914 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'my_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextstate_reg' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/my_controller.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/my_controller.v:72]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                      00000000100 |                             0000
                      S1 |                      00001000000 |                             0001
                     S10 |                      00000100000 |                             1010
                      S2 |                      00000001000 |                             0010
                      S3 |                      00000000001 |                             0011
                      S4 |                      00000000010 |                             0100
                      S5 |                      00000010000 |                             0101
                      S6 |                      00010000000 |                             0110
                      S7 |                      00100000000 |                             0111
                      S8 |                      10000000000 |                             1000
                      S9 |                      01000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'my_controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextstate_reg' [C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.srcs/sources_1/imports/EE446_EXP2_2515583_Code/my_controller.v:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 22    
	                8 Bit    Registers := 256   
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 4     
	  17 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 196   
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 205   
	  33 Input    1 Bit        Muxes := 124   
	  32 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:23 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:35 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:35 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:35 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    78|
|3     |LUT1   |     3|
|4     |LUT2   |   179|
|5     |LUT3   |   726|
|6     |LUT4   |  1459|
|7     |LUT5   |   781|
|8     |LUT6   |  5662|
|9     |MUXF7  |  1358|
|10    |MUXF8  |   628|
|11    |FDRE   |  2858|
|12    |FDSE   |     1|
|13    |LD     |    11|
|14    |IBUF   |    19|
|15    |OBUF   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2021.914 ; gain = 1088.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:32 . Memory (MB): peak = 2021.914 ; gain = 979.477
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:37 . Memory (MB): peak = 2021.914 ; gain = 1088.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2021.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2075 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2021.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 11 instances

Synth Design complete | Checksum: 34ca62e9
INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 2021.914 ; gain = 1505.188
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2021.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/bahar/EE446_EXP3_2515583/EE446_EXP3_2515583.runs/synth_1/Nexys_A7.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Nexys_A7_utilization_synth.rpt -pb Nexys_A7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 10:57:45 2025...
