#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x126a5b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x126a740 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x125d2d0 .functor NOT 1, L_0x12b6a70, C4<0>, C4<0>, C4<0>;
L_0x12b6850 .functor XOR 2, L_0x12b66f0, L_0x12b67b0, C4<00>, C4<00>;
L_0x12b6960 .functor XOR 2, L_0x12b6850, L_0x12b68c0, C4<00>, C4<00>;
v0x12b2730_0 .net *"_ivl_10", 1 0, L_0x12b68c0;  1 drivers
v0x12b2830_0 .net *"_ivl_12", 1 0, L_0x12b6960;  1 drivers
v0x12b2910_0 .net *"_ivl_2", 1 0, L_0x12b5b60;  1 drivers
v0x12b29d0_0 .net *"_ivl_4", 1 0, L_0x12b66f0;  1 drivers
v0x12b2ab0_0 .net *"_ivl_6", 1 0, L_0x12b67b0;  1 drivers
v0x12b2be0_0 .net *"_ivl_8", 1 0, L_0x12b6850;  1 drivers
v0x12b2cc0_0 .net "a", 0 0, v0x12afdf0_0;  1 drivers
v0x12b2d60_0 .net "b", 0 0, v0x12afe90_0;  1 drivers
v0x12b2e00_0 .net "c", 0 0, v0x12aff30_0;  1 drivers
v0x12b2ea0_0 .var "clk", 0 0;
v0x12b2f40_0 .net "d", 0 0, v0x12b0070_0;  1 drivers
v0x12b2fe0_0 .net "out_pos_dut", 0 0, L_0x12b6570;  1 drivers
v0x12b3080_0 .net "out_pos_ref", 0 0, L_0x12b46c0;  1 drivers
v0x12b3120_0 .net "out_sop_dut", 0 0, L_0x12b54f0;  1 drivers
v0x12b31c0_0 .net "out_sop_ref", 0 0, L_0x128a5a0;  1 drivers
v0x12b3260_0 .var/2u "stats1", 223 0;
v0x12b3300_0 .var/2u "strobe", 0 0;
v0x12b34b0_0 .net "tb_match", 0 0, L_0x12b6a70;  1 drivers
v0x12b3580_0 .net "tb_mismatch", 0 0, L_0x125d2d0;  1 drivers
v0x12b3620_0 .net "wavedrom_enable", 0 0, v0x12b0340_0;  1 drivers
v0x12b36f0_0 .net "wavedrom_title", 511 0, v0x12b03e0_0;  1 drivers
L_0x12b5b60 .concat [ 1 1 0 0], L_0x12b46c0, L_0x128a5a0;
L_0x12b66f0 .concat [ 1 1 0 0], L_0x12b46c0, L_0x128a5a0;
L_0x12b67b0 .concat [ 1 1 0 0], L_0x12b6570, L_0x12b54f0;
L_0x12b68c0 .concat [ 1 1 0 0], L_0x12b46c0, L_0x128a5a0;
L_0x12b6a70 .cmp/eeq 2, L_0x12b5b60, L_0x12b6960;
S_0x126a8d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x126a740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x125d6b0 .functor AND 1, v0x12aff30_0, v0x12b0070_0, C4<1>, C4<1>;
L_0x125da90 .functor NOT 1, v0x12afdf0_0, C4<0>, C4<0>, C4<0>;
L_0x125de70 .functor NOT 1, v0x12afe90_0, C4<0>, C4<0>, C4<0>;
L_0x125e0f0 .functor AND 1, L_0x125da90, L_0x125de70, C4<1>, C4<1>;
L_0x1275140 .functor AND 1, L_0x125e0f0, v0x12aff30_0, C4<1>, C4<1>;
L_0x128a5a0 .functor OR 1, L_0x125d6b0, L_0x1275140, C4<0>, C4<0>;
L_0x12b3b40 .functor NOT 1, v0x12afe90_0, C4<0>, C4<0>, C4<0>;
L_0x12b3bb0 .functor OR 1, L_0x12b3b40, v0x12b0070_0, C4<0>, C4<0>;
L_0x12b3cc0 .functor AND 1, v0x12aff30_0, L_0x12b3bb0, C4<1>, C4<1>;
L_0x12b3d80 .functor NOT 1, v0x12afdf0_0, C4<0>, C4<0>, C4<0>;
L_0x12b3e50 .functor OR 1, L_0x12b3d80, v0x12afe90_0, C4<0>, C4<0>;
L_0x12b3ec0 .functor AND 1, L_0x12b3cc0, L_0x12b3e50, C4<1>, C4<1>;
L_0x12b4040 .functor NOT 1, v0x12afe90_0, C4<0>, C4<0>, C4<0>;
L_0x12b40b0 .functor OR 1, L_0x12b4040, v0x12b0070_0, C4<0>, C4<0>;
L_0x12b3fd0 .functor AND 1, v0x12aff30_0, L_0x12b40b0, C4<1>, C4<1>;
L_0x12b4240 .functor NOT 1, v0x12afdf0_0, C4<0>, C4<0>, C4<0>;
L_0x12b4340 .functor OR 1, L_0x12b4240, v0x12b0070_0, C4<0>, C4<0>;
L_0x12b4400 .functor AND 1, L_0x12b3fd0, L_0x12b4340, C4<1>, C4<1>;
L_0x12b45b0 .functor XNOR 1, L_0x12b3ec0, L_0x12b4400, C4<0>, C4<0>;
v0x125cc00_0 .net *"_ivl_0", 0 0, L_0x125d6b0;  1 drivers
v0x125d000_0 .net *"_ivl_12", 0 0, L_0x12b3b40;  1 drivers
v0x125d3e0_0 .net *"_ivl_14", 0 0, L_0x12b3bb0;  1 drivers
v0x125d7c0_0 .net *"_ivl_16", 0 0, L_0x12b3cc0;  1 drivers
v0x125dba0_0 .net *"_ivl_18", 0 0, L_0x12b3d80;  1 drivers
v0x125df80_0 .net *"_ivl_2", 0 0, L_0x125da90;  1 drivers
v0x125e200_0 .net *"_ivl_20", 0 0, L_0x12b3e50;  1 drivers
v0x12ae360_0 .net *"_ivl_24", 0 0, L_0x12b4040;  1 drivers
v0x12ae440_0 .net *"_ivl_26", 0 0, L_0x12b40b0;  1 drivers
v0x12ae520_0 .net *"_ivl_28", 0 0, L_0x12b3fd0;  1 drivers
v0x12ae600_0 .net *"_ivl_30", 0 0, L_0x12b4240;  1 drivers
v0x12ae6e0_0 .net *"_ivl_32", 0 0, L_0x12b4340;  1 drivers
v0x12ae7c0_0 .net *"_ivl_36", 0 0, L_0x12b45b0;  1 drivers
L_0x7f2afee2b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12ae880_0 .net *"_ivl_38", 0 0, L_0x7f2afee2b018;  1 drivers
v0x12ae960_0 .net *"_ivl_4", 0 0, L_0x125de70;  1 drivers
v0x12aea40_0 .net *"_ivl_6", 0 0, L_0x125e0f0;  1 drivers
v0x12aeb20_0 .net *"_ivl_8", 0 0, L_0x1275140;  1 drivers
v0x12aec00_0 .net "a", 0 0, v0x12afdf0_0;  alias, 1 drivers
v0x12aecc0_0 .net "b", 0 0, v0x12afe90_0;  alias, 1 drivers
v0x12aed80_0 .net "c", 0 0, v0x12aff30_0;  alias, 1 drivers
v0x12aee40_0 .net "d", 0 0, v0x12b0070_0;  alias, 1 drivers
v0x12aef00_0 .net "out_pos", 0 0, L_0x12b46c0;  alias, 1 drivers
v0x12aefc0_0 .net "out_sop", 0 0, L_0x128a5a0;  alias, 1 drivers
v0x12af080_0 .net "pos0", 0 0, L_0x12b3ec0;  1 drivers
v0x12af140_0 .net "pos1", 0 0, L_0x12b4400;  1 drivers
L_0x12b46c0 .functor MUXZ 1, L_0x7f2afee2b018, L_0x12b3ec0, L_0x12b45b0, C4<>;
S_0x12af2c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x126a740;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12afdf0_0 .var "a", 0 0;
v0x12afe90_0 .var "b", 0 0;
v0x12aff30_0 .var "c", 0 0;
v0x12affd0_0 .net "clk", 0 0, v0x12b2ea0_0;  1 drivers
v0x12b0070_0 .var "d", 0 0;
v0x12b0160_0 .var/2u "fail", 0 0;
v0x12b0200_0 .var/2u "fail1", 0 0;
v0x12b02a0_0 .net "tb_match", 0 0, L_0x12b6a70;  alias, 1 drivers
v0x12b0340_0 .var "wavedrom_enable", 0 0;
v0x12b03e0_0 .var "wavedrom_title", 511 0;
E_0x1268f20/0 .event negedge, v0x12affd0_0;
E_0x1268f20/1 .event posedge, v0x12affd0_0;
E_0x1268f20 .event/or E_0x1268f20/0, E_0x1268f20/1;
S_0x12af5f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x12af2c0;
 .timescale -12 -12;
v0x12af830_0 .var/2s "i", 31 0;
E_0x1268dc0 .event posedge, v0x12affd0_0;
S_0x12af930 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x12af2c0;
 .timescale -12 -12;
v0x12afb30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12afc10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x12af2c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12b05c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x126a740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12b4870 .functor NOT 1, v0x12afdf0_0, C4<0>, C4<0>, C4<0>;
L_0x12b4900 .functor AND 1, L_0x12b4870, v0x12aff30_0, C4<1>, C4<1>;
L_0x12b4af0 .functor AND 1, L_0x12b4900, v0x12b0070_0, C4<1>, C4<1>;
L_0x12b4cc0 .functor AND 1, v0x12afe90_0, v0x12aff30_0, C4<1>, C4<1>;
L_0x12b4e70 .functor AND 1, L_0x12b4cc0, v0x12b0070_0, C4<1>, C4<1>;
L_0x12b4f30 .functor OR 1, L_0x12b4af0, L_0x12b4e70, C4<0>, C4<0>;
L_0x12b5080 .functor AND 1, v0x12afdf0_0, v0x12afe90_0, C4<1>, C4<1>;
L_0x12b5200 .functor NOT 1, v0x12aff30_0, C4<0>, C4<0>, C4<0>;
L_0x12b52c0 .functor AND 1, L_0x12b5080, L_0x12b5200, C4<1>, C4<1>;
L_0x12b53d0 .functor AND 1, L_0x12b52c0, v0x12b0070_0, C4<1>, C4<1>;
L_0x12b54f0 .functor OR 1, L_0x12b4f30, L_0x12b53d0, C4<0>, C4<0>;
L_0x12b5600 .functor OR 1, v0x12afdf0_0, v0x12afe90_0, C4<0>, C4<0>;
L_0x12b56e0 .functor OR 1, L_0x12b5600, v0x12aff30_0, C4<0>, C4<0>;
L_0x12b57a0 .functor NOT 1, v0x12b0070_0, C4<0>, C4<0>, C4<0>;
L_0x12b5670 .functor OR 1, L_0x12b56e0, L_0x12b57a0, C4<0>, C4<0>;
L_0x12b5930 .functor NOT 1, v0x12afe90_0, C4<0>, C4<0>, C4<0>;
L_0x12b5a30 .functor OR 1, v0x12afdf0_0, L_0x12b5930, C4<0>, C4<0>;
L_0x12b5af0 .functor NOT 1, v0x12aff30_0, C4<0>, C4<0>, C4<0>;
L_0x12b5c00 .functor OR 1, L_0x12b5a30, L_0x12b5af0, C4<0>, C4<0>;
L_0x12b5d10 .functor OR 1, L_0x12b5c00, v0x12b0070_0, C4<0>, C4<0>;
L_0x12b5e80 .functor AND 1, L_0x12b5670, L_0x12b5d10, C4<1>, C4<1>;
L_0x12b5f90 .functor NOT 1, v0x12afdf0_0, C4<0>, C4<0>, C4<0>;
L_0x12b60c0 .functor OR 1, L_0x12b5f90, v0x12afe90_0, C4<0>, C4<0>;
L_0x12b6180 .functor NOT 1, v0x12aff30_0, C4<0>, C4<0>, C4<0>;
L_0x12b62c0 .functor OR 1, L_0x12b60c0, L_0x12b6180, C4<0>, C4<0>;
L_0x12b63d0 .functor OR 1, L_0x12b62c0, v0x12b0070_0, C4<0>, C4<0>;
L_0x12b6570 .functor AND 1, L_0x12b5e80, L_0x12b63d0, C4<1>, C4<1>;
v0x12b0780_0 .net *"_ivl_0", 0 0, L_0x12b4870;  1 drivers
v0x12b0860_0 .net *"_ivl_10", 0 0, L_0x12b4f30;  1 drivers
v0x12b0940_0 .net *"_ivl_12", 0 0, L_0x12b5080;  1 drivers
v0x12b0a30_0 .net *"_ivl_14", 0 0, L_0x12b5200;  1 drivers
v0x12b0b10_0 .net *"_ivl_16", 0 0, L_0x12b52c0;  1 drivers
v0x12b0c40_0 .net *"_ivl_18", 0 0, L_0x12b53d0;  1 drivers
v0x12b0d20_0 .net *"_ivl_2", 0 0, L_0x12b4900;  1 drivers
v0x12b0e00_0 .net *"_ivl_22", 0 0, L_0x12b5600;  1 drivers
v0x12b0ee0_0 .net *"_ivl_24", 0 0, L_0x12b56e0;  1 drivers
v0x12b1050_0 .net *"_ivl_26", 0 0, L_0x12b57a0;  1 drivers
v0x12b1130_0 .net *"_ivl_28", 0 0, L_0x12b5670;  1 drivers
v0x12b1210_0 .net *"_ivl_30", 0 0, L_0x12b5930;  1 drivers
v0x12b12f0_0 .net *"_ivl_32", 0 0, L_0x12b5a30;  1 drivers
v0x12b13d0_0 .net *"_ivl_34", 0 0, L_0x12b5af0;  1 drivers
v0x12b14b0_0 .net *"_ivl_36", 0 0, L_0x12b5c00;  1 drivers
v0x12b1590_0 .net *"_ivl_38", 0 0, L_0x12b5d10;  1 drivers
v0x12b1670_0 .net *"_ivl_4", 0 0, L_0x12b4af0;  1 drivers
v0x12b1860_0 .net *"_ivl_40", 0 0, L_0x12b5e80;  1 drivers
v0x12b1940_0 .net *"_ivl_42", 0 0, L_0x12b5f90;  1 drivers
v0x12b1a20_0 .net *"_ivl_44", 0 0, L_0x12b60c0;  1 drivers
v0x12b1b00_0 .net *"_ivl_46", 0 0, L_0x12b6180;  1 drivers
v0x12b1be0_0 .net *"_ivl_48", 0 0, L_0x12b62c0;  1 drivers
v0x12b1cc0_0 .net *"_ivl_50", 0 0, L_0x12b63d0;  1 drivers
v0x12b1da0_0 .net *"_ivl_6", 0 0, L_0x12b4cc0;  1 drivers
v0x12b1e80_0 .net *"_ivl_8", 0 0, L_0x12b4e70;  1 drivers
v0x12b1f60_0 .net "a", 0 0, v0x12afdf0_0;  alias, 1 drivers
v0x12b2000_0 .net "b", 0 0, v0x12afe90_0;  alias, 1 drivers
v0x12b20f0_0 .net "c", 0 0, v0x12aff30_0;  alias, 1 drivers
v0x12b21e0_0 .net "d", 0 0, v0x12b0070_0;  alias, 1 drivers
v0x12b22d0_0 .net "out_pos", 0 0, L_0x12b6570;  alias, 1 drivers
v0x12b2390_0 .net "out_sop", 0 0, L_0x12b54f0;  alias, 1 drivers
S_0x12b2510 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x126a740;
 .timescale -12 -12;
E_0x12529f0 .event anyedge, v0x12b3300_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12b3300_0;
    %nor/r;
    %assign/vec4 v0x12b3300_0, 0;
    %wait E_0x12529f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12af2c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b0160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b0200_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x12af2c0;
T_4 ;
    %wait E_0x1268f20;
    %load/vec4 v0x12b02a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12b0160_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12af2c0;
T_5 ;
    %wait E_0x1268dc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %wait E_0x1268dc0;
    %load/vec4 v0x12b0160_0;
    %store/vec4 v0x12b0200_0, 0, 1;
    %fork t_1, S_0x12af5f0;
    %jmp t_0;
    .scope S_0x12af5f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12af830_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x12af830_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1268dc0;
    %load/vec4 v0x12af830_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12af830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x12af830_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x12af2c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1268f20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12b0070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12aff30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12afe90_0, 0;
    %assign/vec4 v0x12afdf0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12b0160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x12b0200_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x126a740;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b2ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12b3300_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x126a740;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x12b2ea0_0;
    %inv;
    %store/vec4 v0x12b2ea0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x126a740;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12affd0_0, v0x12b3580_0, v0x12b2cc0_0, v0x12b2d60_0, v0x12b2e00_0, v0x12b2f40_0, v0x12b31c0_0, v0x12b3120_0, v0x12b3080_0, v0x12b2fe0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x126a740;
T_9 ;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x126a740;
T_10 ;
    %wait E_0x1268f20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b3260_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3260_0, 4, 32;
    %load/vec4 v0x12b34b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3260_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12b3260_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3260_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x12b31c0_0;
    %load/vec4 v0x12b31c0_0;
    %load/vec4 v0x12b3120_0;
    %xor;
    %load/vec4 v0x12b31c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3260_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3260_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x12b3080_0;
    %load/vec4 v0x12b3080_0;
    %load/vec4 v0x12b2fe0_0;
    %xor;
    %load/vec4 v0x12b3080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3260_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x12b3260_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12b3260_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter0/response4/top_module.sv";
