############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "muladd/muladd_loop"
set_directive_interface -mode s_axilite "muladd"
set_directive_interface -mode s_axilite "muladd" a
set_directive_interface -mode s_axilite "muladd" b
