

================================================================
== Vivado HLS Report for 'fft_stage82'
================================================================
* Date:           Thu Jul 13 07:37:25 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1091|     1107| 10.910 us | 11.070 us |  1091|  1107|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_290  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        |grp_sin_or_cos_double_s_fu_309  |sin_or_cos_double_s  |       27|       35| 0.270 us | 0.350 us |   27|   35|   none  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- butterfly_loop  |     1090|     1106| 545 ~ 553 |          -|          -|     2|    no    |
        | + dft_loop       |      512|      512|          2|          1|          1|   512|    yes   |
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 7.58>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V = phi i14 [ 0, %ap_fixed_base.exit852 ], [ %add_ln203, %butterfly_loop_end ]" [fft_stages.cpp:50]   --->   Operation 10 'phi' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %ap_fixed_base.exit852 ], [ %j, %butterfly_loop_end ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.51ns)   --->   "%icmp_ln47 = icmp eq i2 %i, -2" [fft_stages.cpp:47]   --->   Operation 13 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.62ns)   --->   "%j = add i2 %i, 1" [fft_stages.cpp:47]   --->   Operation 14 'add' 'j' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %2, label %butterfly_loop_begin" [fft_stages.cpp:47]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V, 0" [fft_stages.cpp:48]   --->   Operation 16 'icmp' 'icmp_ln885' <Predicate = (!icmp_ln47)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.98ns)   --->   "%tmp_V_12 = sub i14 0, %tmp_V" [fft_stages.cpp:48]   --->   Operation 17 'sub' 'tmp_V_12' <Predicate = (!icmp_ln47)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln889 = zext i14 %tmp_V_12 to i22" [fft_stages.cpp:48]   --->   Operation 18 'zext' 'zext_ln889' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_s = call i22 @llvm.part.select.i22(i22 %zext_ln889, i32 21, i32 0) nounwind" [fft_stages.cpp:48]   --->   Operation 19 'partselect' 'p_Result_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_145 = call i32 @_ssdm_op_BitConcatenate.i32.i10.i22(i10 -1, i22 %p_Result_s)" [fft_stages.cpp:48]   --->   Operation 20 'bitconcatenate' 'p_Result_145' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.28ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_145, i1 true) nounwind" [fft_stages.cpp:48]   --->   Operation 21 'cttz' 'l' <Predicate = (!icmp_ln47)> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.20ns)   --->   "%sub_ln894 = sub nsw i32 22, %l" [fft_stages.cpp:48]   --->   Operation 22 'sub' 'sub_ln894' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i22" [fft_stages.cpp:48]   --->   Operation 23 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 24 'add' 'lsb_index' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [fft_stages.cpp:48]   --->   Operation 25 'partselect' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.09ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp, 0" [fft_stages.cpp:48]   --->   Operation 26 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln47)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i5" [fft_stages.cpp:48]   --->   Operation 27 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%sub_ln897 = sub i5 12, %trunc_ln897" [fft_stages.cpp:48]   --->   Operation 28 'sub' 'sub_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i5 %sub_ln897 to i22" [fft_stages.cpp:48]   --->   Operation 29 'zext' 'zext_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i22 -1, %zext_ln897" [fft_stages.cpp:48]   --->   Operation 30 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_138 = and i22 %zext_ln889, %lshr_ln897" [fft_stages.cpp:48]   --->   Operation 31 'and' 'p_Result_138' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i22 %p_Result_138, 0" [fft_stages.cpp:48]   --->   Operation 32 'icmp' 'icmp_ln897_1' <Predicate = (!icmp_ln47)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [fft_stages.cpp:48]   --->   Operation 33 'and' 'a' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [fft_stages.cpp:48]   --->   Operation 34 'bitselect' 'tmp_67' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_67, true" [fft_stages.cpp:48]   --->   Operation 35 'xor' 'xor_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.08ns)   --->   "%add_ln899 = add i22 -53, %trunc_ln894" [fft_stages.cpp:48]   --->   Operation 36 'add' 'add_ln899' <Predicate = (!icmp_ln47)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_139 = call i1 @_ssdm_op_BitSelect.i1.i22.i22(i22 %zext_ln889, i22 %add_ln899)" [fft_stages.cpp:48]   --->   Operation 37 'bitselect' 'p_Result_139' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_139, %xor_ln899" [fft_stages.cpp:48]   --->   Operation 38 'and' 'and_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [fft_stages.cpp:48]   --->   Operation 39 'or' 'or_ln899' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [fft_stages.cpp:48]   --->   Operation 40 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln47)> <Delay = 0.33>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node m_43)   --->   "%m = zext i14 %tmp_V_12 to i64" [fft_stages.cpp:48]   --->   Operation 41 'zext' 'm' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_43)   --->   "%zext_ln907_9 = zext i14 %tmp_V_12 to i32" [fft_stages.cpp:48]   --->   Operation 42 'zext' 'zext_ln907_9' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [fft_stages.cpp:48]   --->   Operation 43 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 44 'add' 'add_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node m_43)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_9, %add_ln908" [fft_stages.cpp:48]   --->   Operation 45 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node m_43)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 46 'zext' 'zext_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.20ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [fft_stages.cpp:48]   --->   Operation 47 'sub' 'sub_ln908' <Predicate = (!icmp_ln47)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node m_43)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [fft_stages.cpp:48]   --->   Operation 48 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node m_43)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [fft_stages.cpp:48]   --->   Operation 49 'shl' 'shl_ln908' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node m_43)   --->   "%m_42 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [fft_stages.cpp:48]   --->   Operation 50 'select' 'm_42' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node m_43)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [fft_stages.cpp:48]   --->   Operation 51 'zext' 'zext_ln911' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_43 = add i64 %zext_ln911, %m_42" [fft_stages.cpp:48]   --->   Operation 52 'add' 'm_43' <Predicate = (!icmp_ln47)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_43, i32 1, i32 63)" [fft_stages.cpp:48]   --->   Operation 53 'partselect' 'm_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_43, i32 54)" [fft_stages.cpp:48]   --->   Operation 54 'bitselect' 'tmp_68' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [fft_stages.cpp:48]   --->   Operation 55 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.98ns)   --->   "%add_ln203 = add i14 -3217, %tmp_V" [fft_stages.cpp:50]   --->   Operation 56 'add' 'add_ln203' <Predicate = (!icmp_ln47)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [fft_stages.cpp:63]   --->   Operation 57 'ret' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.52>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%m_46 = zext i63 %m_s to i64" [fft_stages.cpp:48]   --->   Operation 58 'zext' 'm_46' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.45ns)   --->   "%select_ln915 = select i1 %tmp_68, i11 1023, i11 1022" [fft_stages.cpp:48]   --->   Operation 59 'select' 'select_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 11, %trunc_ln893" [fft_stages.cpp:48]   --->   Operation 60 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [fft_stages.cpp:48]   --->   Operation 61 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 true, i11 %add_ln915)" [fft_stages.cpp:48]   --->   Operation 62 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_146 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_46, i12 %tmp_8, i32 52, i32 63)" [fft_stages.cpp:48]   --->   Operation 63 'partset' 'p_Result_146' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_146 to double" [fft_stages.cpp:48]   --->   Operation 64 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.49ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [fft_stages.cpp:48]   --->   Operation 65 'select' 'select_ln885' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [2/2] (3.50ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 66 'call' 'v_assign' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [2/2] (3.50ns)   --->   "%v_assign_9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 67 'call' 'v_assign_9' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.87>
ST_4 : Operation 68 [1/2] (7.87ns)   --->   "%v_assign = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext true) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:144->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:13->fft_stages.cpp:48]   --->   Operation 68 'call' 'v_assign' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 69 [1/2] (7.87ns)   --->   "%v_assign_9 = call fastcc double @"sin_or_cos<double>"(double %select_ln885, i1 zeroext false) nounwind" [r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:140->r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/c/sincosdouble.cpp:8->fft_stages.cpp:49]   --->   Operation 69 'call' 'v_assign_9' <Predicate = true> <Delay = 7.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.68>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln891 = zext i2 %i to i32" [fft_stages.cpp:49]   --->   Operation 70 'zext' 'zext_ln891' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind" [fft_stages.cpp:47]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)" [fft_stages.cpp:47]   --->   Operation 72 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %v_assign to i64" [fft_stages.cpp:48]   --->   Operation 73 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [fft_stages.cpp:48]   --->   Operation 74 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_147 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 75 'bitselect' 'p_Result_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [fft_stages.cpp:48]   --->   Operation 76 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln461_1 = zext i11 %exp_tmp_V to i12" [fft_stages.cpp:48]   --->   Operation 77 'zext' 'zext_ln461_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [fft_stages.cpp:48]   --->   Operation 78 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_9 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [fft_stages.cpp:48]   --->   Operation 79 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_148 = zext i53 %tmp_9 to i54" [fft_stages.cpp:48]   --->   Operation 80 'zext' 'p_Result_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.31ns)   --->   "%man_V_41 = sub i54 0, %p_Result_148" [fft_stages.cpp:48]   --->   Operation 81 'sub' 'man_V_41' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.41ns)   --->   "%man_V_42 = select i1 %p_Result_147, i54 %man_V_41, i54 %p_Result_148" [fft_stages.cpp:48]   --->   Operation 82 'select' 'man_V_42' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.46ns)   --->   "%icmp_ln571_1 = icmp eq i63 %trunc_ln556, 0" [fft_stages.cpp:48]   --->   Operation 83 'icmp' 'icmp_ln571_1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %zext_ln461_1" [fft_stages.cpp:48]   --->   Operation 84 'sub' 'F2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.86ns)   --->   "%icmp_ln581_1 = icmp sgt i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 85 'icmp' 'icmp_ln581_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.96ns)   --->   "%add_ln581_1 = add i12 -11, %F2" [fft_stages.cpp:48]   --->   Operation 86 'add' 'add_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.96ns)   --->   "%sub_ln581_1 = sub i12 11, %F2" [fft_stages.cpp:48]   --->   Operation 87 'sub' 'sub_ln581_1' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1" [fft_stages.cpp:48]   --->   Operation 88 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [fft_stages.cpp:48]   --->   Operation 89 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581_25 = sext i12 %sh_amt to i22" [fft_stages.cpp:48]   --->   Operation 90 'sext' 'sext_ln581_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.86ns)   --->   "%icmp_ln582_1 = icmp eq i12 %F2, 11" [fft_stages.cpp:48]   --->   Operation 91 'icmp' 'icmp_ln582_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_42 to i22" [fft_stages.cpp:48]   --->   Operation 92 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.86ns)   --->   "%icmp_ln585_1 = icmp ult i12 %sh_amt, 54" [fft_stages.cpp:48]   --->   Operation 93 'icmp' 'icmp_ln585_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.86ns)   --->   "%icmp_ln603_1 = icmp ult i12 %sh_amt, 22" [fft_stages.cpp:48]   --->   Operation 94 'icmp' 'icmp_ln603_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586_1 = zext i32 %sext_ln581 to i54" [fft_stages.cpp:48]   --->   Operation 95 'zext' 'zext_ln586_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586_1 = ashr i54 %man_V_42, %zext_ln586_1" [fft_stages.cpp:48]   --->   Operation 96 'ashr' 'ashr_ln586_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586_1 to i22" [fft_stages.cpp:48]   --->   Operation 97 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_57)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [fft_stages.cpp:48]   --->   Operation 98 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_57)   --->   "%select_ln588 = select i1 %tmp_70, i22 -1, i22 0" [fft_stages.cpp:48]   --->   Operation 99 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604_1 = shl i22 %trunc_ln583, %sext_ln581_25" [fft_stages.cpp:48]   --->   Operation 100 'shl' 'shl_ln604_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_42)   --->   "%xor_ln571 = xor i1 %icmp_ln571_1, true" [fft_stages.cpp:48]   --->   Operation 101 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_42)   --->   "%and_ln582 = and i1 %icmp_ln582_1, %xor_ln571" [fft_stages.cpp:48]   --->   Operation 102 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571_1, %icmp_ln582_1" [fft_stages.cpp:48]   --->   Operation 103 'or' 'or_ln582' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [fft_stages.cpp:48]   --->   Operation 104 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581_1, %xor_ln582" [fft_stages.cpp:48]   --->   Operation 105 'and' 'and_ln581' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585_1, true" [fft_stages.cpp:48]   --->   Operation 106 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [fft_stages.cpp:48]   --->   Operation 107 'and' 'and_ln585' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_25 = and i1 %and_ln581, %icmp_ln585_1" [fft_stages.cpp:48]   --->   Operation 108 'and' 'and_ln585_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581_1" [fft_stages.cpp:48]   --->   Operation 109 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [fft_stages.cpp:48]   --->   Operation 110 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603_1, %xor_ln581" [fft_stages.cpp:48]   --->   Operation 111 'and' 'and_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i22 %shl_ln604_1, i22 %trunc_ln586" [fft_stages.cpp:48]   --->   Operation 112 'select' 'select_ln603' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_25" [fft_stages.cpp:48]   --->   Operation 113 'or' 'or_ln603' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_57 = select i1 %and_ln585, i22 %select_ln588, i22 %trunc_ln583" [fft_stages.cpp:48]   --->   Operation 114 'select' 'select_ln603_57' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_42)   --->   "%or_ln603_41 = or i1 %and_ln585, %and_ln582" [fft_stages.cpp:48]   --->   Operation 115 'or' 'or_ln603_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node c_V)   --->   "%select_ln603_58 = select i1 %or_ln603, i22 %select_ln603, i22 %select_ln603_57" [fft_stages.cpp:48]   --->   Operation 116 'select' 'select_ln603_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_42 = or i1 %or_ln603, %or_ln603_41" [fft_stages.cpp:48]   --->   Operation 117 'or' 'or_ln603_42' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.43ns) (out node of the LUT)   --->   "%c_V = select i1 %or_ln603_42, i22 %select_ln603_58, i22 0" [fft_stages.cpp:48]   --->   Operation 118 'select' 'c_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%ireg_V_9 = bitcast double %v_assign_9 to i64" [fft_stages.cpp:49]   --->   Operation 119 'bitcast' 'ireg_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln556_9 = trunc i64 %ireg_V_9 to i63" [fft_stages.cpp:49]   --->   Operation 120 'trunc' 'trunc_ln556_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_149 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_9, i32 63)" [fft_stages.cpp:49]   --->   Operation 121 'bitselect' 'p_Result_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%exp_tmp_V_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_9, i32 52, i32 62)" [fft_stages.cpp:49]   --->   Operation 122 'partselect' 'exp_tmp_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V_9 to i12" [fft_stages.cpp:49]   --->   Operation 123 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln565_9 = trunc i64 %ireg_V_9 to i52" [fft_stages.cpp:49]   --->   Operation 124 'trunc' 'trunc_ln565_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_10 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565_9)" [fft_stages.cpp:49]   --->   Operation 125 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_150 = zext i53 %tmp_10 to i54" [fft_stages.cpp:49]   --->   Operation 126 'zext' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.31ns)   --->   "%man_V_44 = sub i54 0, %p_Result_150" [fft_stages.cpp:49]   --->   Operation 127 'sub' 'man_V_44' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.41ns)   --->   "%man_V_45 = select i1 %p_Result_149, i54 %man_V_44, i54 %p_Result_150" [fft_stages.cpp:49]   --->   Operation 128 'select' 'man_V_45' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556_9, 0" [fft_stages.cpp:49]   --->   Operation 129 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.96ns)   --->   "%F2_9 = sub i12 1075, %zext_ln461" [fft_stages.cpp:49]   --->   Operation 130 'sub' 'F2_9' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2_9, 11" [fft_stages.cpp:49]   --->   Operation 131 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 -11, %F2_9" [fft_stages.cpp:49]   --->   Operation 132 'add' 'add_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 11, %F2_9" [fft_stages.cpp:49]   --->   Operation 133 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.43ns)   --->   "%sh_amt_9 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [fft_stages.cpp:49]   --->   Operation 134 'select' 'sh_amt_9' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_60)   --->   "%sext_ln581_26 = sext i12 %sh_amt_9 to i32" [fft_stages.cpp:49]   --->   Operation 135 'sext' 'sext_ln581_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_60)   --->   "%sext_ln581_27 = sext i12 %sh_amt_9 to i22" [fft_stages.cpp:49]   --->   Operation 136 'sext' 'sext_ln581_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp eq i12 %F2_9, 11" [fft_stages.cpp:49]   --->   Operation 137 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln583_9 = trunc i54 %man_V_45 to i22" [fft_stages.cpp:49]   --->   Operation 138 'trunc' 'trunc_ln583_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt_9, 54" [fft_stages.cpp:49]   --->   Operation 139 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt_9, 22" [fft_stages.cpp:49]   --->   Operation 140 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_60)   --->   "%zext_ln586 = zext i32 %sext_ln581_26 to i54" [fft_stages.cpp:49]   --->   Operation 141 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_60)   --->   "%ashr_ln586 = ashr i54 %man_V_45, %zext_ln586" [fft_stages.cpp:49]   --->   Operation 142 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_60)   --->   "%trunc_ln586_9 = trunc i54 %ashr_ln586 to i22" [fft_stages.cpp:49]   --->   Operation 143 'trunc' 'trunc_ln586_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_61)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_9, i32 63)" [fft_stages.cpp:49]   --->   Operation 144 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_61)   --->   "%select_ln588_9 = select i1 %tmp_72, i22 -1, i22 0" [fft_stages.cpp:49]   --->   Operation 145 'select' 'select_ln588_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_60)   --->   "%shl_ln604 = shl i22 %trunc_ln583_9, %sext_ln581_27" [fft_stages.cpp:49]   --->   Operation 146 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_45)   --->   "%xor_ln571_9 = xor i1 %icmp_ln571, true" [fft_stages.cpp:49]   --->   Operation 147 'xor' 'xor_ln571_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_45)   --->   "%and_ln582_9 = and i1 %icmp_ln582, %xor_ln571_9" [fft_stages.cpp:49]   --->   Operation 148 'and' 'and_ln582_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.33ns)   --->   "%or_ln582_9 = or i1 %icmp_ln571, %icmp_ln582" [fft_stages.cpp:49]   --->   Operation 149 'or' 'or_ln582_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_9)   --->   "%xor_ln582_9 = xor i1 %or_ln582_9, true" [fft_stages.cpp:49]   --->   Operation 150 'xor' 'xor_ln582_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581_9 = and i1 %icmp_ln581, %xor_ln582_9" [fft_stages.cpp:49]   --->   Operation 151 'and' 'and_ln581_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln585_26)   --->   "%xor_ln585_9 = xor i1 %icmp_ln585, true" [fft_stages.cpp:49]   --->   Operation 152 'xor' 'xor_ln585_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln585_26 = and i1 %and_ln581_9, %xor_ln585_9" [fft_stages.cpp:49]   --->   Operation 153 'and' 'and_ln585_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_43)   --->   "%and_ln585_27 = and i1 %and_ln581_9, %icmp_ln585" [fft_stages.cpp:49]   --->   Operation 154 'and' 'and_ln585_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_9)   --->   "%or_ln581_9 = or i1 %or_ln582_9, %icmp_ln581" [fft_stages.cpp:49]   --->   Operation 155 'or' 'or_ln581_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_9)   --->   "%xor_ln581_9 = xor i1 %or_ln581_9, true" [fft_stages.cpp:49]   --->   Operation 156 'xor' 'xor_ln581_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln603_9 = and i1 %icmp_ln603, %xor_ln581_9" [fft_stages.cpp:49]   --->   Operation 157 'and' 'and_ln603_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln603_60 = select i1 %and_ln603_9, i22 %shl_ln604, i22 %trunc_ln586_9" [fft_stages.cpp:49]   --->   Operation 158 'select' 'select_ln603_60' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_43 = or i1 %and_ln603_9, %and_ln585_27" [fft_stages.cpp:49]   --->   Operation 159 'or' 'or_ln603_43' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln603_61 = select i1 %and_ln585_26, i22 %select_ln588_9, i22 %trunc_ln583_9" [fft_stages.cpp:49]   --->   Operation 160 'select' 'select_ln603_61' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_45)   --->   "%or_ln603_44 = or i1 %and_ln585_26, %and_ln582_9" [fft_stages.cpp:49]   --->   Operation 161 'or' 'or_ln603_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node s_V)   --->   "%select_ln603_62 = select i1 %or_ln603_43, i22 %select_ln603_60, i22 %select_ln603_61" [fft_stages.cpp:49]   --->   Operation 162 'select' 'select_ln603_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln603_45 = or i1 %or_ln603_43, %or_ln603_44" [fft_stages.cpp:49]   --->   Operation 163 'or' 'or_ln603_45' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.43ns) (out node of the LUT)   --->   "%s_V = select i1 %or_ln603_45, i22 %select_ln603_62, i22 0" [fft_stages.cpp:49]   --->   Operation 164 'select' 's_V' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %c_V to i33" [fft_stages.cpp:55]   --->   Operation 165 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i22 %s_V to i33" [fft_stages.cpp:55]   --->   Operation 166 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.75ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.75>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln891, %butterfly_loop_begin ], [ %i_11, %dft_loop ]"   --->   Operation 168 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_73 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [fft_stages.cpp:53]   --->   Operation 169 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.95ns)   --->   "%icmp_ln53 = icmp slt i22 %tmp_73, 1" [fft_stages.cpp:53]   --->   Operation 170 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %dft_loop, label %butterfly_loop_end" [fft_stages.cpp:53]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.20ns)   --->   "%i_lower = add nsw i32 %i_0, 2" [fft_stages.cpp:54]   --->   Operation 172 'add' 'i_lower' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %i_lower to i64" [fft_stages.cpp:55]   --->   Operation 173 'sext' 'sext_ln55' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:55]   --->   Operation 174 'getelementptr' 'X_R_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 175 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 175 'load' 'X_R_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:55]   --->   Operation 176 'getelementptr' 'X_I_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 177 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 177 'load' 'X_I_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i32 %i_0 to i64" [fft_stages.cpp:57]   --->   Operation 178 'sext' 'sext_ln57' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%X_R_V_addr_9 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:57]   --->   Operation 179 'getelementptr' 'X_R_V_addr_9' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 180 [2/2] (1.35ns)   --->   "%p_Val2_118 = load i22* %X_R_V_addr_9, align 4" [fft_stages.cpp:57]   --->   Operation 180 'load' 'p_Val2_118' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%X_I_V_addr_9 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:58]   --->   Operation 181 'getelementptr' 'X_I_V_addr_9' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 182 [2/2] (1.35ns)   --->   "%p_Val2_120 = load i22* %X_I_V_addr_9, align 4" [fft_stages.cpp:58]   --->   Operation 182 'load' 'p_Val2_120' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 183 [1/1] (1.20ns)   --->   "%i_11 = add nsw i32 %i_0, 4" [fft_stages.cpp:53]   --->   Operation 183 'add' 'i_11' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [fft_stages.cpp:53]   --->   Operation 184 'specloopname' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4)" [fft_stages.cpp:53]   --->   Operation 185 'specregionbegin' 'tmp_11' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 512, i32 512, i32 512, [1 x i8]* @p_str1) nounwind" [fft_stages.cpp:54]   --->   Operation 186 'speclooptripcount' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fft_stages.cpp:54]   --->   Operation 187 'specpipeline' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 188 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 188 'load' 'X_R_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i22 %X_R_V_load to i33" [fft_stages.cpp:55]   --->   Operation 189 'sext' 'sext_ln1118_26' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 190 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:55]   --->   Operation 190 'load' 'X_I_V_load' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i22 %X_I_V_load to i33" [fft_stages.cpp:55]   --->   Operation 191 'sext' 'sext_ln1118_27' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (3.24ns)   --->   "%mul_ln700 = mul i33 %sext_ln1118, %sext_ln1118_26" [fft_stages.cpp:55]   --->   Operation 192 'mul' 'mul_ln700' <Predicate = (icmp_ln53)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (3.24ns)   --->   "%mul_ln1193 = mul i33 %sext_ln1118_25, %sext_ln1118_27" [fft_stages.cpp:55]   --->   Operation 193 'mul' 'mul_ln1193' <Predicate = (icmp_ln53)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (1.20ns)   --->   "%ret_V = sub i33 %mul_ln700, %mul_ln1193" [fft_stages.cpp:55]   --->   Operation 194 'sub' 'ret_V' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%temp_R_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V, i32 11, i32 32)" [fft_stages.cpp:55]   --->   Operation 195 'partselect' 'temp_R_V' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (3.24ns)   --->   "%mul_ln700_9 = mul i33 %sext_ln1118_27, %sext_ln1118" [fft_stages.cpp:56]   --->   Operation 196 'mul' 'mul_ln700_9' <Predicate = (icmp_ln53)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (3.24ns)   --->   "%mul_ln1192 = mul i33 %sext_ln1118_25, %sext_ln1118_26" [fft_stages.cpp:56]   --->   Operation 197 'mul' 'mul_ln1192' <Predicate = (icmp_ln53)> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (1.20ns)   --->   "%ret_V_21 = add i33 %mul_ln1192, %mul_ln700_9" [fft_stages.cpp:56]   --->   Operation 198 'add' 'ret_V_21' <Predicate = (icmp_ln53)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%temp_I_V = call i22 @_ssdm_op_PartSelect.i22.i33.i32.i32(i33 %ret_V_21, i32 11, i32 32)" [fft_stages.cpp:56]   --->   Operation 199 'partselect' 'temp_I_V' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 200 [1/2] (1.35ns)   --->   "%p_Val2_118 = load i22* %X_R_V_addr_9, align 4" [fft_stages.cpp:57]   --->   Operation 200 'load' 'p_Val2_118' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 201 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_118, %temp_R_V" [fft_stages.cpp:57]   --->   Operation 201 'sub' 'sub_ln703' <Predicate = (icmp_ln53)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%Out_R_V_addr11 = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:57]   --->   Operation 202 'getelementptr' 'Out_R_V_addr11' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_V_addr11, align 4" [fft_stages.cpp:57]   --->   Operation 203 'store' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 204 [1/2] (1.35ns)   --->   "%p_Val2_120 = load i22* %X_I_V_addr_9, align 4" [fft_stages.cpp:58]   --->   Operation 204 'load' 'p_Val2_120' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 205 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_120, %temp_I_V" [fft_stages.cpp:58]   --->   Operation 205 'sub' 'sub_ln703_1' <Predicate = (icmp_ln53)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%Out_I_V_addr16 = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %sext_ln55" [fft_stages.cpp:58]   --->   Operation 206 'getelementptr' 'Out_I_V_addr16' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_V_addr16, align 4" [fft_stages.cpp:58]   --->   Operation 207 'store' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 208 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %p_Val2_118, %temp_R_V" [fft_stages.cpp:59]   --->   Operation 208 'add' 'add_ln703' <Predicate = (icmp_ln53)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%Out_R_V_addr = getelementptr [1024 x i22]* %Out_R_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:59]   --->   Operation 209 'getelementptr' 'Out_R_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_V_addr, align 4" [fft_stages.cpp:59]   --->   Operation 210 'store' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 211 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %p_Val2_120, %temp_I_V" [fft_stages.cpp:60]   --->   Operation 211 'add' 'add_ln703_1' <Predicate = (icmp_ln53)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%Out_I_V_addr = getelementptr [1024 x i22]* %Out_I_V, i64 0, i64 %sext_ln57" [fft_stages.cpp:60]   --->   Operation 212 'getelementptr' 'Out_I_V_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_V_addr, align 4" [fft_stages.cpp:60]   --->   Operation 213 'store' <Predicate = (icmp_ln53)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_11)" [fft_stages.cpp:61]   --->   Operation 214 'specregionend' 'empty' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "br label %1" [fft_stages.cpp:53]   --->   Operation 215 'br' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_s)" [fft_stages.cpp:62]   --->   Operation 216 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "br label %0" [fft_stages.cpp:47]   --->   Operation 217 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln47                (br               ) [ 011111111]
tmp_V                  (phi              ) [ 001000000]
i                      (phi              ) [ 001111000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000]
icmp_ln47              (icmp             ) [ 001111111]
j                      (add              ) [ 011111111]
br_ln47                (br               ) [ 000000000]
icmp_ln885             (icmp             ) [ 000100000]
tmp_V_12               (sub              ) [ 000000000]
zext_ln889             (zext             ) [ 000000000]
p_Result_s             (partselect       ) [ 000000000]
p_Result_145           (bitconcatenate   ) [ 000000000]
l                      (cttz             ) [ 000000000]
sub_ln894              (sub              ) [ 000000000]
trunc_ln894            (trunc            ) [ 000000000]
lsb_index              (add              ) [ 000000000]
tmp                    (partselect       ) [ 000000000]
icmp_ln897             (icmp             ) [ 000000000]
trunc_ln897            (trunc            ) [ 000000000]
sub_ln897              (sub              ) [ 000000000]
zext_ln897             (zext             ) [ 000000000]
lshr_ln897             (lshr             ) [ 000000000]
p_Result_138           (and              ) [ 000000000]
icmp_ln897_1           (icmp             ) [ 000000000]
a                      (and              ) [ 000000000]
tmp_67                 (bitselect        ) [ 000000000]
xor_ln899              (xor              ) [ 000000000]
add_ln899              (add              ) [ 000000000]
p_Result_139           (bitselect        ) [ 000000000]
and_ln899              (and              ) [ 000000000]
or_ln899               (or               ) [ 000000000]
or_ln                  (bitconcatenate   ) [ 000000000]
m                      (zext             ) [ 000000000]
zext_ln907_9           (zext             ) [ 000000000]
icmp_ln908             (icmp             ) [ 000000000]
add_ln908              (add              ) [ 000000000]
lshr_ln908             (lshr             ) [ 000000000]
zext_ln908             (zext             ) [ 000000000]
sub_ln908              (sub              ) [ 000000000]
zext_ln908_1           (zext             ) [ 000000000]
shl_ln908              (shl              ) [ 000000000]
m_42                   (select           ) [ 000000000]
zext_ln911             (zext             ) [ 000000000]
m_43                   (add              ) [ 000000000]
m_s                    (partselect       ) [ 000100000]
tmp_68                 (bitselect        ) [ 000100000]
trunc_ln893            (trunc            ) [ 000100000]
add_ln203              (add              ) [ 011111111]
ret_ln63               (ret              ) [ 000000000]
m_46                   (zext             ) [ 000000000]
select_ln915           (select           ) [ 000000000]
sub_ln915              (sub              ) [ 000000000]
add_ln915              (add              ) [ 000000000]
tmp_8                  (bitconcatenate   ) [ 000000000]
p_Result_146           (partset          ) [ 000000000]
bitcast_ln729          (bitcast          ) [ 000000000]
select_ln885           (select           ) [ 000010000]
v_assign               (call             ) [ 000001000]
v_assign_9             (call             ) [ 000001000]
zext_ln891             (zext             ) [ 001111111]
specloopname_ln47      (specloopname     ) [ 000000000]
tmp_s                  (specregionbegin  ) [ 000000111]
ireg_V                 (bitcast          ) [ 000000000]
trunc_ln556            (trunc            ) [ 000000000]
p_Result_147           (bitselect        ) [ 000000000]
exp_tmp_V              (partselect       ) [ 000000000]
zext_ln461_1           (zext             ) [ 000000000]
trunc_ln565            (trunc            ) [ 000000000]
tmp_9                  (bitconcatenate   ) [ 000000000]
p_Result_148           (zext             ) [ 000000000]
man_V_41               (sub              ) [ 000000000]
man_V_42               (select           ) [ 000000000]
icmp_ln571_1           (icmp             ) [ 000000000]
F2                     (sub              ) [ 000000000]
icmp_ln581_1           (icmp             ) [ 000000000]
add_ln581_1            (add              ) [ 000000000]
sub_ln581_1            (sub              ) [ 000000000]
sh_amt                 (select           ) [ 000000000]
sext_ln581             (sext             ) [ 000000000]
sext_ln581_25          (sext             ) [ 000000000]
icmp_ln582_1           (icmp             ) [ 000000000]
trunc_ln583            (trunc            ) [ 000000000]
icmp_ln585_1           (icmp             ) [ 000000000]
icmp_ln603_1           (icmp             ) [ 000000000]
zext_ln586_1           (zext             ) [ 000000000]
ashr_ln586_1           (ashr             ) [ 000000000]
trunc_ln586            (trunc            ) [ 000000000]
tmp_70                 (bitselect        ) [ 000000000]
select_ln588           (select           ) [ 000000000]
shl_ln604_1            (shl              ) [ 000000000]
xor_ln571              (xor              ) [ 000000000]
and_ln582              (and              ) [ 000000000]
or_ln582               (or               ) [ 000000000]
xor_ln582              (xor              ) [ 000000000]
and_ln581              (and              ) [ 000000000]
xor_ln585              (xor              ) [ 000000000]
and_ln585              (and              ) [ 000000000]
and_ln585_25           (and              ) [ 000000000]
or_ln581               (or               ) [ 000000000]
xor_ln581              (xor              ) [ 000000000]
and_ln603              (and              ) [ 000000000]
select_ln603           (select           ) [ 000000000]
or_ln603               (or               ) [ 000000000]
select_ln603_57        (select           ) [ 000000000]
or_ln603_41            (or               ) [ 000000000]
select_ln603_58        (select           ) [ 000000000]
or_ln603_42            (or               ) [ 000000000]
c_V                    (select           ) [ 000000000]
ireg_V_9               (bitcast          ) [ 000000000]
trunc_ln556_9          (trunc            ) [ 000000000]
p_Result_149           (bitselect        ) [ 000000000]
exp_tmp_V_9            (partselect       ) [ 000000000]
zext_ln461             (zext             ) [ 000000000]
trunc_ln565_9          (trunc            ) [ 000000000]
tmp_10                 (bitconcatenate   ) [ 000000000]
p_Result_150           (zext             ) [ 000000000]
man_V_44               (sub              ) [ 000000000]
man_V_45               (select           ) [ 000000000]
icmp_ln571             (icmp             ) [ 000000000]
F2_9                   (sub              ) [ 000000000]
icmp_ln581             (icmp             ) [ 000000000]
add_ln581              (add              ) [ 000000000]
sub_ln581              (sub              ) [ 000000000]
sh_amt_9               (select           ) [ 000000000]
sext_ln581_26          (sext             ) [ 000000000]
sext_ln581_27          (sext             ) [ 000000000]
icmp_ln582             (icmp             ) [ 000000000]
trunc_ln583_9          (trunc            ) [ 000000000]
icmp_ln585             (icmp             ) [ 000000000]
icmp_ln603             (icmp             ) [ 000000000]
zext_ln586             (zext             ) [ 000000000]
ashr_ln586             (ashr             ) [ 000000000]
trunc_ln586_9          (trunc            ) [ 000000000]
tmp_72                 (bitselect        ) [ 000000000]
select_ln588_9         (select           ) [ 000000000]
shl_ln604              (shl              ) [ 000000000]
xor_ln571_9            (xor              ) [ 000000000]
and_ln582_9            (and              ) [ 000000000]
or_ln582_9             (or               ) [ 000000000]
xor_ln582_9            (xor              ) [ 000000000]
and_ln581_9            (and              ) [ 000000000]
xor_ln585_9            (xor              ) [ 000000000]
and_ln585_26           (and              ) [ 000000000]
and_ln585_27           (and              ) [ 000000000]
or_ln581_9             (or               ) [ 000000000]
xor_ln581_9            (xor              ) [ 000000000]
and_ln603_9            (and              ) [ 000000000]
select_ln603_60        (select           ) [ 000000000]
or_ln603_43            (or               ) [ 000000000]
select_ln603_61        (select           ) [ 000000000]
or_ln603_44            (or               ) [ 000000000]
select_ln603_62        (select           ) [ 000000000]
or_ln603_45            (or               ) [ 000000000]
s_V                    (select           ) [ 000000000]
sext_ln1118            (sext             ) [ 000000110]
sext_ln1118_25         (sext             ) [ 000000110]
br_ln53                (br               ) [ 001111111]
i_0                    (phi              ) [ 000000100]
tmp_73                 (partselect       ) [ 000000000]
icmp_ln53              (icmp             ) [ 001111111]
br_ln53                (br               ) [ 000000000]
i_lower                (add              ) [ 000000000]
sext_ln55              (sext             ) [ 000000110]
X_R_V_addr             (getelementptr    ) [ 000000110]
X_I_V_addr             (getelementptr    ) [ 000000110]
sext_ln57              (sext             ) [ 000000110]
X_R_V_addr_9           (getelementptr    ) [ 000000110]
X_I_V_addr_9           (getelementptr    ) [ 000000110]
i_11                   (add              ) [ 001111111]
specloopname_ln53      (specloopname     ) [ 000000000]
tmp_11                 (specregionbegin  ) [ 000000000]
speclooptripcount_ln54 (speclooptripcount) [ 000000000]
specpipeline_ln54      (specpipeline     ) [ 000000000]
X_R_V_load             (load             ) [ 000000000]
sext_ln1118_26         (sext             ) [ 000000000]
X_I_V_load             (load             ) [ 000000000]
sext_ln1118_27         (sext             ) [ 000000000]
mul_ln700              (mul              ) [ 000000000]
mul_ln1193             (mul              ) [ 000000000]
ret_V                  (sub              ) [ 000000000]
temp_R_V               (partselect       ) [ 000000000]
mul_ln700_9            (mul              ) [ 000000000]
mul_ln1192             (mul              ) [ 000000000]
ret_V_21               (add              ) [ 000000000]
temp_I_V               (partselect       ) [ 000000000]
p_Val2_118             (load             ) [ 000000000]
sub_ln703              (sub              ) [ 000000000]
Out_R_V_addr11         (getelementptr    ) [ 000000000]
store_ln57             (store            ) [ 000000000]
p_Val2_120             (load             ) [ 000000000]
sub_ln703_1            (sub              ) [ 000000000]
Out_I_V_addr16         (getelementptr    ) [ 000000000]
store_ln58             (store            ) [ 000000000]
add_ln703              (add              ) [ 000000000]
Out_R_V_addr           (getelementptr    ) [ 000000000]
store_ln59             (store            ) [ 000000000]
add_ln703_1            (add              ) [ 000000000]
Out_I_V_addr           (getelementptr    ) [ 000000000]
store_ln60             (store            ) [ 000000000]
empty                  (specregionend    ) [ 000000000]
br_ln53                (br               ) [ 001111111]
empty_55               (specregionend    ) [ 000000000]
br_ln47                (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i10.i22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="X_R_V_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="22" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="191" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="192" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="193" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="22" slack="0"/>
<pin id="194" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_V_load/6 p_Val2_118/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="X_I_V_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="22" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="0"/>
<pin id="203" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="204" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="205" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="22" slack="0"/>
<pin id="206" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_V_load/6 p_Val2_120/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="X_R_V_addr_9_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="22" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr_9/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="X_I_V_addr_9_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="22" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr_9/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="Out_R_V_addr11_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="22" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="1"/>
<pin id="212" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr11/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="22" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="0"/>
<pin id="241" dir="0" index="4" bw="10" slack="0"/>
<pin id="242" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="243" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="244" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/7 store_ln59/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="Out_I_V_addr16_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="22" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="1"/>
<pin id="225" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr16/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="22" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="0"/>
<pin id="253" dir="0" index="4" bw="10" slack="0"/>
<pin id="254" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="255" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="256" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/7 store_ln60/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="Out_R_V_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="22" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="1"/>
<pin id="238" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_V_addr/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="Out_I_V_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="22" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_V_addr/7 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_V_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="1"/>
<pin id="260" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_V_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="14" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="2" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="i_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_0_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_sin_or_cos_double_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="0" index="3" bw="256" slack="0"/>
<pin id="295" dir="0" index="4" bw="59" slack="0"/>
<pin id="296" dir="0" index="5" bw="52" slack="0"/>
<pin id="297" dir="0" index="6" bw="44" slack="0"/>
<pin id="298" dir="0" index="7" bw="33" slack="0"/>
<pin id="299" dir="0" index="8" bw="25" slack="0"/>
<pin id="300" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_sin_or_cos_double_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="0" index="3" bw="256" slack="0"/>
<pin id="314" dir="0" index="4" bw="59" slack="0"/>
<pin id="315" dir="0" index="5" bw="52" slack="0"/>
<pin id="316" dir="0" index="6" bw="44" slack="0"/>
<pin id="317" dir="0" index="7" bw="33" slack="0"/>
<pin id="318" dir="0" index="8" bw="25" slack="0"/>
<pin id="319" dir="1" index="9" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_assign_9/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln47_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="j_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln885_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_V_12_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="14" slack="0"/>
<pin id="349" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V_12/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln889_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="14" slack="0"/>
<pin id="354" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln889/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Result_s_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="22" slack="0"/>
<pin id="358" dir="0" index="1" bw="14" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="0" index="3" bw="1" slack="0"/>
<pin id="361" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Result_145_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="22" slack="0"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_145/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="l_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sub_ln894_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln894_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="lsb_index_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="31" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="0" index="3" bw="6" slack="0"/>
<pin id="403" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln897_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="31" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln897_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sub_ln897_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="0"/>
<pin id="421" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln897_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="lshr_ln897_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="0"/>
<pin id="431" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_138_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="0"/>
<pin id="436" dir="0" index="1" bw="22" slack="0"/>
<pin id="437" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_138/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln897_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="14" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="a_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_67_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="xor_ln899_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln899_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="22" slack="0"/>
<pin id="469" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Result_139_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="14" slack="0"/>
<pin id="475" dir="0" index="2" bw="22" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_139/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln899_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln899_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="m_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="14" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln907_9_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_9/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln908_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln908_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="lshr_ln908_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="14" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln908_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sub_ln908_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln908_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="shl_ln908_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="0"/>
<pin id="543" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="m_42_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="64" slack="0"/>
<pin id="550" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_42/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln911_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="m_43_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_43/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="m_s_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="63" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="0" index="3" bw="7" slack="0"/>
<pin id="569" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_68_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="0" index="2" bw="7" slack="0"/>
<pin id="578" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln893_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln203_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="13" slack="0"/>
<pin id="588" dir="0" index="1" bw="14" slack="0"/>
<pin id="589" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="m_46_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="63" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_46/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln915_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="0" index="1" bw="11" slack="0"/>
<pin id="598" dir="0" index="2" bw="11" slack="0"/>
<pin id="599" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sub_ln915_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="11" slack="1"/>
<pin id="605" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln915_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="11" slack="0"/>
<pin id="609" dir="0" index="1" bw="11" slack="0"/>
<pin id="610" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_8_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="0" index="2" bw="11" slack="0"/>
<pin id="617" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="p_Result_146_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="0" index="1" bw="63" slack="0"/>
<pin id="624" dir="0" index="2" bw="12" slack="0"/>
<pin id="625" dir="0" index="3" bw="7" slack="0"/>
<pin id="626" dir="0" index="4" bw="7" slack="0"/>
<pin id="627" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_146/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="bitcast_ln729_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="select_ln885_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="64" slack="0"/>
<pin id="640" dir="0" index="2" bw="64" slack="0"/>
<pin id="641" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln885/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln891_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="3"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln891/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="ireg_V_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln556_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="0"/>
<pin id="655" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="p_Result_147_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="64" slack="0"/>
<pin id="660" dir="0" index="2" bw="7" slack="0"/>
<pin id="661" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_147/5 "/>
</bind>
</comp>

<comp id="665" class="1004" name="exp_tmp_V_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="0" index="2" bw="7" slack="0"/>
<pin id="669" dir="0" index="3" bw="7" slack="0"/>
<pin id="670" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln461_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="0"/>
<pin id="677" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461_1/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln565_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="0"/>
<pin id="681" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_9_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="53" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="0" index="2" bw="52" slack="0"/>
<pin id="687" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Result_148_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="53" slack="0"/>
<pin id="693" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_148/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="man_V_41_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="53" slack="0"/>
<pin id="698" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_41/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="man_V_42_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="54" slack="0"/>
<pin id="704" dir="0" index="2" bw="53" slack="0"/>
<pin id="705" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_42/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln571_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="63" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571_1/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="F2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="12" slack="0"/>
<pin id="717" dir="0" index="1" bw="11" slack="0"/>
<pin id="718" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln581_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="12" slack="0"/>
<pin id="723" dir="0" index="1" bw="5" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581_1/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln581_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="0" index="1" bw="12" slack="0"/>
<pin id="730" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581_1/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sub_ln581_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="0"/>
<pin id="735" dir="0" index="1" bw="12" slack="0"/>
<pin id="736" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581_1/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sh_amt_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="12" slack="0"/>
<pin id="742" dir="0" index="2" bw="12" slack="0"/>
<pin id="743" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln581_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="0"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln581_25_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="0"/>
<pin id="753" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_25/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="icmp_ln582_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="12" slack="0"/>
<pin id="757" dir="0" index="1" bw="5" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582_1/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="trunc_ln583_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="54" slack="0"/>
<pin id="763" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="icmp_ln585_1_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="12" slack="0"/>
<pin id="767" dir="0" index="1" bw="7" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585_1/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="icmp_ln603_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="0"/>
<pin id="773" dir="0" index="1" bw="6" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603_1/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln586_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="12" slack="0"/>
<pin id="779" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586_1/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="ashr_ln586_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="54" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586_1/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="trunc_ln586_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="54" slack="0"/>
<pin id="789" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_70_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="64" slack="0"/>
<pin id="794" dir="0" index="2" bw="7" slack="0"/>
<pin id="795" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="select_ln588_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="0" index="2" bw="1" slack="0"/>
<pin id="803" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="shl_ln604_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="22" slack="0"/>
<pin id="809" dir="0" index="1" bw="12" slack="0"/>
<pin id="810" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604_1/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="xor_ln571_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="and_ln582_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="or_ln582_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="xor_ln582_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="and_ln581_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="xor_ln585_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="and_ln585_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="1" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="and_ln585_25_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_25/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="or_ln581_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="867" class="1004" name="xor_ln581_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="and_ln603_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="select_ln603_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="22" slack="0"/>
<pin id="882" dir="0" index="2" bw="22" slack="0"/>
<pin id="883" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="or_ln603_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="select_ln603_57_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="22" slack="0"/>
<pin id="896" dir="0" index="2" bw="22" slack="0"/>
<pin id="897" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_57/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="or_ln603_41_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_41/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="select_ln603_58_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="22" slack="0"/>
<pin id="910" dir="0" index="2" bw="22" slack="0"/>
<pin id="911" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_58/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="or_ln603_42_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_42/5 "/>
</bind>
</comp>

<comp id="921" class="1004" name="c_V_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="22" slack="0"/>
<pin id="924" dir="0" index="2" bw="1" slack="0"/>
<pin id="925" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_V/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="ireg_V_9_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="64" slack="1"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V_9/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="trunc_ln556_9_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="0"/>
<pin id="934" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556_9/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="p_Result_149_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="64" slack="0"/>
<pin id="939" dir="0" index="2" bw="7" slack="0"/>
<pin id="940" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_149/5 "/>
</bind>
</comp>

<comp id="944" class="1004" name="exp_tmp_V_9_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="11" slack="0"/>
<pin id="946" dir="0" index="1" bw="64" slack="0"/>
<pin id="947" dir="0" index="2" bw="7" slack="0"/>
<pin id="948" dir="0" index="3" bw="7" slack="0"/>
<pin id="949" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V_9/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="zext_ln461_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="11" slack="0"/>
<pin id="956" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="trunc_ln565_9_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="0"/>
<pin id="960" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565_9/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_10_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="53" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="0" index="2" bw="52" slack="0"/>
<pin id="966" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="970" class="1004" name="p_Result_150_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="53" slack="0"/>
<pin id="972" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_150/5 "/>
</bind>
</comp>

<comp id="974" class="1004" name="man_V_44_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="0"/>
<pin id="976" dir="0" index="1" bw="53" slack="0"/>
<pin id="977" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_44/5 "/>
</bind>
</comp>

<comp id="980" class="1004" name="man_V_45_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="54" slack="0"/>
<pin id="983" dir="0" index="2" bw="53" slack="0"/>
<pin id="984" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_45/5 "/>
</bind>
</comp>

<comp id="988" class="1004" name="icmp_ln571_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="63" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="994" class="1004" name="F2_9_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="12" slack="0"/>
<pin id="996" dir="0" index="1" bw="11" slack="0"/>
<pin id="997" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2_9/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="icmp_ln581_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="12" slack="0"/>
<pin id="1002" dir="0" index="1" bw="5" slack="0"/>
<pin id="1003" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="add_ln581_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="0"/>
<pin id="1008" dir="0" index="1" bw="12" slack="0"/>
<pin id="1009" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sub_ln581_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="5" slack="0"/>
<pin id="1014" dir="0" index="1" bw="12" slack="0"/>
<pin id="1015" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sh_amt_9_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="12" slack="0"/>
<pin id="1021" dir="0" index="2" bw="12" slack="0"/>
<pin id="1022" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt_9/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="sext_ln581_26_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="12" slack="0"/>
<pin id="1028" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_26/5 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="sext_ln581_27_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="12" slack="0"/>
<pin id="1032" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_27/5 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="icmp_ln582_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="12" slack="0"/>
<pin id="1036" dir="0" index="1" bw="5" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="trunc_ln583_9_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="54" slack="0"/>
<pin id="1042" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583_9/5 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="icmp_ln585_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="12" slack="0"/>
<pin id="1046" dir="0" index="1" bw="7" slack="0"/>
<pin id="1047" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="icmp_ln603_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="12" slack="0"/>
<pin id="1052" dir="0" index="1" bw="6" slack="0"/>
<pin id="1053" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="zext_ln586_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="12" slack="0"/>
<pin id="1058" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="ashr_ln586_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="54" slack="0"/>
<pin id="1062" dir="0" index="1" bw="32" slack="0"/>
<pin id="1063" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="trunc_ln586_9_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="54" slack="0"/>
<pin id="1068" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586_9/5 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_72_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="64" slack="0"/>
<pin id="1073" dir="0" index="2" bw="7" slack="0"/>
<pin id="1074" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/5 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="select_ln588_9_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="0"/>
<pin id="1080" dir="0" index="1" bw="1" slack="0"/>
<pin id="1081" dir="0" index="2" bw="1" slack="0"/>
<pin id="1082" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588_9/5 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="shl_ln604_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="22" slack="0"/>
<pin id="1088" dir="0" index="1" bw="12" slack="0"/>
<pin id="1089" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="xor_ln571_9_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571_9/5 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="and_ln582_9_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="0"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582_9/5 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="or_ln582_9_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582_9/5 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="xor_ln582_9_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="0"/>
<pin id="1113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582_9/5 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="and_ln581_9_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="1" slack="0"/>
<pin id="1119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581_9/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="xor_ln585_9_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585_9/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="and_ln585_26_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_26/5 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="and_ln585_27_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_27/5 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="or_ln581_9_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581_9/5 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="xor_ln581_9_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="1" slack="0"/>
<pin id="1149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581_9/5 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="and_ln603_9_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603_9/5 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="select_ln603_60_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="22" slack="0"/>
<pin id="1161" dir="0" index="2" bw="22" slack="0"/>
<pin id="1162" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_60/5 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="or_ln603_43_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="1" slack="0"/>
<pin id="1169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_43/5 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="select_ln603_61_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="22" slack="0"/>
<pin id="1175" dir="0" index="2" bw="22" slack="0"/>
<pin id="1176" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_61/5 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="or_ln603_44_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_44/5 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="select_ln603_62_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="22" slack="0"/>
<pin id="1189" dir="0" index="2" bw="22" slack="0"/>
<pin id="1190" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_62/5 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="or_ln603_45_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="0"/>
<pin id="1196" dir="0" index="1" bw="1" slack="0"/>
<pin id="1197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_45/5 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="s_V_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="0"/>
<pin id="1202" dir="0" index="1" bw="22" slack="0"/>
<pin id="1203" dir="0" index="2" bw="1" slack="0"/>
<pin id="1204" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_V/5 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="sext_ln1118_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="22" slack="0"/>
<pin id="1210" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/5 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="sext_ln1118_25_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="22" slack="0"/>
<pin id="1214" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_25/5 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="tmp_73_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="22" slack="0"/>
<pin id="1218" dir="0" index="1" bw="32" slack="0"/>
<pin id="1219" dir="0" index="2" bw="5" slack="0"/>
<pin id="1220" dir="0" index="3" bw="6" slack="0"/>
<pin id="1221" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_73/6 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="icmp_ln53_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="22" slack="0"/>
<pin id="1228" dir="0" index="1" bw="1" slack="0"/>
<pin id="1229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/6 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="i_lower_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="0"/>
<pin id="1234" dir="0" index="1" bw="3" slack="0"/>
<pin id="1235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/6 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="sext_ln55_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="0"/>
<pin id="1240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/6 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="sext_ln57_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="0"/>
<pin id="1246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/6 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="i_11_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="0"/>
<pin id="1252" dir="0" index="1" bw="4" slack="0"/>
<pin id="1253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/6 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="sext_ln1118_26_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="22" slack="0"/>
<pin id="1258" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_26/7 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="sext_ln1118_27_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="22" slack="0"/>
<pin id="1262" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_27/7 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="mul_ln700_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="22" slack="2"/>
<pin id="1266" dir="0" index="1" bw="22" slack="0"/>
<pin id="1267" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="mul_ln1193_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="22" slack="2"/>
<pin id="1271" dir="0" index="1" bw="22" slack="0"/>
<pin id="1272" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/7 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="ret_V_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="33" slack="0"/>
<pin id="1276" dir="0" index="1" bw="33" slack="0"/>
<pin id="1277" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="temp_R_V_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="22" slack="0"/>
<pin id="1282" dir="0" index="1" bw="33" slack="0"/>
<pin id="1283" dir="0" index="2" bw="5" slack="0"/>
<pin id="1284" dir="0" index="3" bw="7" slack="0"/>
<pin id="1285" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_R_V/7 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="mul_ln700_9_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="22" slack="0"/>
<pin id="1292" dir="0" index="1" bw="22" slack="2"/>
<pin id="1293" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_9/7 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="mul_ln1192_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="22" slack="2"/>
<pin id="1297" dir="0" index="1" bw="22" slack="0"/>
<pin id="1298" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="ret_V_21_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="33" slack="0"/>
<pin id="1302" dir="0" index="1" bw="33" slack="0"/>
<pin id="1303" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_21/7 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="temp_I_V_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="22" slack="0"/>
<pin id="1308" dir="0" index="1" bw="33" slack="0"/>
<pin id="1309" dir="0" index="2" bw="5" slack="0"/>
<pin id="1310" dir="0" index="3" bw="7" slack="0"/>
<pin id="1311" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_I_V/7 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="sub_ln703_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="22" slack="0"/>
<pin id="1318" dir="0" index="1" bw="22" slack="0"/>
<pin id="1319" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/7 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="sub_ln703_1_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="22" slack="0"/>
<pin id="1325" dir="0" index="1" bw="22" slack="0"/>
<pin id="1326" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/7 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="add_ln703_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="22" slack="0"/>
<pin id="1332" dir="0" index="1" bw="22" slack="0"/>
<pin id="1333" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/7 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="add_ln703_1_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="22" slack="0"/>
<pin id="1339" dir="0" index="1" bw="22" slack="0"/>
<pin id="1340" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/7 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="j_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="2" slack="0"/>
<pin id="1349" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1352" class="1005" name="icmp_ln885_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="1"/>
<pin id="1354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="m_s_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="63" slack="1"/>
<pin id="1359" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="1362" class="1005" name="tmp_68_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="trunc_ln893_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="11" slack="1"/>
<pin id="1369" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="add_ln203_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="14" slack="0"/>
<pin id="1374" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="select_ln885_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="64" slack="1"/>
<pin id="1379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln885 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="v_assign_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="64" slack="1"/>
<pin id="1385" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="1388" class="1005" name="v_assign_9_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="64" slack="1"/>
<pin id="1390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_assign_9 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="zext_ln891_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="1"/>
<pin id="1395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln891 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="sext_ln1118_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="33" slack="2"/>
<pin id="1400" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="sext_ln1118_25_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="33" slack="2"/>
<pin id="1406" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1118_25 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="icmp_ln53_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="sext_ln55_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="64" slack="1"/>
<pin id="1416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln55 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="X_R_V_addr_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="10" slack="1"/>
<pin id="1422" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr "/>
</bind>
</comp>

<comp id="1425" class="1005" name="X_I_V_addr_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="10" slack="1"/>
<pin id="1427" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr "/>
</bind>
</comp>

<comp id="1430" class="1005" name="sext_ln57_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="64" slack="1"/>
<pin id="1432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln57 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="X_R_V_addr_9_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="10" slack="1"/>
<pin id="1438" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr_9 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="X_I_V_addr_9_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="10" slack="1"/>
<pin id="1443" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr_9 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="i_11_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="0"/>
<pin id="1448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="136" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="136" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="136" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="136" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="136" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="136" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="136" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="136" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="301"><net_src comp="98" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="8" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="290" pin=4"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="290" pin=5"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="290" pin=6"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="290" pin=7"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="290" pin=8"/></net>

<net id="320"><net_src comp="98" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="100" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="8" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="309" pin=4"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="309" pin=5"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="309" pin=6"/></net>

<net id="326"><net_src comp="16" pin="0"/><net_sink comp="309" pin=7"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="309" pin=8"/></net>

<net id="332"><net_src comp="273" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="273" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="262" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="262" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="32" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="356" pin="4"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="42" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="366" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="46" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="374" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="48" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="382" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="52" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="412"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="382" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="58" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="352" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="62" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="408" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="64" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="392" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="44" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="66" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="388" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="68" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="352" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="460" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="446" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="56" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="486" pin="2"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="346" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="346" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="392" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="36" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="72" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="382" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="504" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="74" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="382" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="500" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="536" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="508" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="526" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="540" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="492" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="546" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="52" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="78" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="579"><net_src comp="80" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="558" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="585"><net_src comp="374" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="82" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="262" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="600"><net_src comp="84" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="86" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="88" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="595" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="90" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="44" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="607" pin="2"/><net_sink comp="613" pin=2"/></net>

<net id="628"><net_src comp="92" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="592" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="613" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="631"><net_src comp="94" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="632"><net_src comp="78" pin="0"/><net_sink comp="621" pin=4"/></net>

<net id="636"><net_src comp="621" pin="5"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="96" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="643"><net_src comp="633" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="644"><net_src comp="637" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="645"><net_src comp="637" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="649"><net_src comp="269" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="80" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="650" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="78" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="671"><net_src comp="108" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="650" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="94" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="110" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="678"><net_src comp="665" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="650" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="112" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="44" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="690"><net_src comp="679" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="694"><net_src comp="683" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="114" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="691" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="657" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="695" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="691" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="653" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="116" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="118" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="675" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="120" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="122" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="715" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="120" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="715" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="744"><net_src comp="721" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="727" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="733" pin="2"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="739" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="739" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="715" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="120" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="701" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="739" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="124" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="739" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="126" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="747" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="701" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="777" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="796"><net_src comp="80" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="650" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="78" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="804"><net_src comp="791" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="60" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="62" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="761" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="751" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="709" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="44" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="755" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="813" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="709" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="755" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="44" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="721" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="847"><net_src comp="765" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="44" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="853"><net_src comp="837" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="843" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="837" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="765" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="825" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="721" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="861" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="44" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="771" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="807" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="787" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="891"><net_src comp="873" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="855" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="898"><net_src comp="849" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="799" pin="3"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="761" pin="1"/><net_sink comp="893" pin=2"/></net>

<net id="905"><net_src comp="849" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="819" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="912"><net_src comp="887" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="879" pin="3"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="893" pin="3"/><net_sink comp="907" pin=2"/></net>

<net id="919"><net_src comp="887" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="901" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="926"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="907" pin="3"/><net_sink comp="921" pin=1"/></net>

<net id="928"><net_src comp="62" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="80" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="929" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="78" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="950"><net_src comp="108" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="929" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="952"><net_src comp="94" pin="0"/><net_sink comp="944" pin=2"/></net>

<net id="953"><net_src comp="110" pin="0"/><net_sink comp="944" pin=3"/></net>

<net id="957"><net_src comp="944" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="929" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="967"><net_src comp="112" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="44" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="958" pin="1"/><net_sink comp="962" pin=2"/></net>

<net id="973"><net_src comp="962" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="114" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="970" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="985"><net_src comp="936" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="974" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="970" pin="1"/><net_sink comp="980" pin=2"/></net>

<net id="992"><net_src comp="932" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="116" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="118" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="954" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="120" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="122" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="994" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1016"><net_src comp="120" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="994" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1023"><net_src comp="1000" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="1006" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=2"/></net>

<net id="1029"><net_src comp="1018" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="1018" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1038"><net_src comp="994" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="120" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1043"><net_src comp="980" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1048"><net_src comp="1018" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="124" pin="0"/><net_sink comp="1044" pin=1"/></net>

<net id="1054"><net_src comp="1018" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="126" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1059"><net_src comp="1026" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1064"><net_src comp="980" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1056" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1075"><net_src comp="80" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="929" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="78" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1083"><net_src comp="1070" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="60" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="62" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1090"><net_src comp="1040" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1030" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="988" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="44" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1034" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1108"><net_src comp="988" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1034" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1114"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="44" pin="0"/><net_sink comp="1110" pin=1"/></net>

<net id="1120"><net_src comp="1000" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1126"><net_src comp="1044" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="44" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="1116" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="1116" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1044" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="1104" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="1000" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="44" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1156"><net_src comp="1050" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="1146" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1163"><net_src comp="1152" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1164"><net_src comp="1086" pin="2"/><net_sink comp="1158" pin=1"/></net>

<net id="1165"><net_src comp="1066" pin="1"/><net_sink comp="1158" pin=2"/></net>

<net id="1170"><net_src comp="1152" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="1134" pin="2"/><net_sink comp="1166" pin=1"/></net>

<net id="1177"><net_src comp="1128" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1178"><net_src comp="1078" pin="3"/><net_sink comp="1172" pin=1"/></net>

<net id="1179"><net_src comp="1040" pin="1"/><net_sink comp="1172" pin=2"/></net>

<net id="1184"><net_src comp="1128" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1098" pin="2"/><net_sink comp="1180" pin=1"/></net>

<net id="1191"><net_src comp="1166" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1192"><net_src comp="1158" pin="3"/><net_sink comp="1186" pin=1"/></net>

<net id="1193"><net_src comp="1172" pin="3"/><net_sink comp="1186" pin=2"/></net>

<net id="1198"><net_src comp="1166" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1199"><net_src comp="1180" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1205"><net_src comp="1194" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1206"><net_src comp="1186" pin="3"/><net_sink comp="1200" pin=1"/></net>

<net id="1207"><net_src comp="62" pin="0"/><net_sink comp="1200" pin=2"/></net>

<net id="1211"><net_src comp="921" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="1200" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1222"><net_src comp="128" pin="0"/><net_sink comp="1216" pin=0"/></net>

<net id="1223"><net_src comp="284" pin="4"/><net_sink comp="1216" pin=1"/></net>

<net id="1224"><net_src comp="130" pin="0"/><net_sink comp="1216" pin=2"/></net>

<net id="1225"><net_src comp="54" pin="0"/><net_sink comp="1216" pin=3"/></net>

<net id="1230"><net_src comp="1216" pin="4"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="132" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="284" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="134" pin="0"/><net_sink comp="1232" pin=1"/></net>

<net id="1241"><net_src comp="1232" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1243"><net_src comp="1238" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1247"><net_src comp="284" pin="4"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="1254"><net_src comp="284" pin="4"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="138" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1259"><net_src comp="165" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1263"><net_src comp="178" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1268"><net_src comp="1256" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1273"><net_src comp="1260" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1278"><net_src comp="1264" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="1269" pin="2"/><net_sink comp="1274" pin=1"/></net>

<net id="1286"><net_src comp="150" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1287"><net_src comp="1274" pin="2"/><net_sink comp="1280" pin=1"/></net>

<net id="1288"><net_src comp="152" pin="0"/><net_sink comp="1280" pin=2"/></net>

<net id="1289"><net_src comp="154" pin="0"/><net_sink comp="1280" pin=3"/></net>

<net id="1294"><net_src comp="1260" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1299"><net_src comp="1256" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1304"><net_src comp="1295" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="1290" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1312"><net_src comp="150" pin="0"/><net_sink comp="1306" pin=0"/></net>

<net id="1313"><net_src comp="1300" pin="2"/><net_sink comp="1306" pin=1"/></net>

<net id="1314"><net_src comp="152" pin="0"/><net_sink comp="1306" pin=2"/></net>

<net id="1315"><net_src comp="154" pin="0"/><net_sink comp="1306" pin=3"/></net>

<net id="1320"><net_src comp="165" pin="7"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="1280" pin="4"/><net_sink comp="1316" pin=1"/></net>

<net id="1322"><net_src comp="1316" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="1327"><net_src comp="178" pin="7"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1306" pin="4"/><net_sink comp="1323" pin=1"/></net>

<net id="1329"><net_src comp="1323" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="1334"><net_src comp="165" pin="7"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="1280" pin="4"/><net_sink comp="1330" pin=1"/></net>

<net id="1336"><net_src comp="1330" pin="2"/><net_sink comp="215" pin=4"/></net>

<net id="1341"><net_src comp="178" pin="7"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="1306" pin="4"/><net_sink comp="1337" pin=1"/></net>

<net id="1343"><net_src comp="1337" pin="2"/><net_sink comp="228" pin=4"/></net>

<net id="1350"><net_src comp="334" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1355"><net_src comp="340" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1360"><net_src comp="564" pin="4"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1365"><net_src comp="574" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1370"><net_src comp="582" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1375"><net_src comp="586" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1380"><net_src comp="637" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1386"><net_src comp="290" pin="9"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1391"><net_src comp="309" pin="9"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1396"><net_src comp="646" pin="1"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1401"><net_src comp="1208" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1407"><net_src comp="1212" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1413"><net_src comp="1226" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1417"><net_src comp="1238" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="1423"><net_src comp="158" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1428"><net_src comp="171" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1433"><net_src comp="1244" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1435"><net_src comp="1430" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1439"><net_src comp="184" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="1444"><net_src comp="196" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1449"><net_src comp="1250" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="284" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_V | {7 }
	Port: Out_I_V | {7 }
 - Input state : 
	Port: fft_stage82 : X_R_V | {6 7 }
	Port: fft_stage82 : X_I_V | {6 7 }
	Port: fft_stage82 : ref_4oPi_table_256_V | {3 4 }
	Port: fft_stage82 : fourth_order_double_4 | {3 4 }
	Port: fft_stage82 : fourth_order_double_5 | {3 4 }
	Port: fft_stage82 : fourth_order_double_6 | {3 4 }
	Port: fft_stage82 : fourth_order_double_7 | {3 4 }
	Port: fft_stage82 : fourth_order_double_s | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln47 : 1
		j : 1
		br_ln47 : 2
		icmp_ln885 : 1
		tmp_V_12 : 1
		zext_ln889 : 2
		p_Result_s : 3
		p_Result_145 : 4
		l : 5
		sub_ln894 : 6
		trunc_ln894 : 7
		lsb_index : 7
		tmp : 8
		icmp_ln897 : 9
		trunc_ln897 : 7
		sub_ln897 : 8
		zext_ln897 : 9
		lshr_ln897 : 10
		p_Result_138 : 11
		icmp_ln897_1 : 11
		a : 12
		tmp_67 : 8
		xor_ln899 : 9
		add_ln899 : 8
		p_Result_139 : 9
		and_ln899 : 9
		or_ln899 : 12
		or_ln : 12
		m : 2
		zext_ln907_9 : 2
		icmp_ln908 : 8
		add_ln908 : 7
		lshr_ln908 : 8
		zext_ln908 : 9
		sub_ln908 : 7
		zext_ln908_1 : 8
		shl_ln908 : 9
		m_42 : 10
		zext_ln911 : 13
		m_43 : 14
		m_s : 15
		tmp_68 : 15
		trunc_ln893 : 6
		add_ln203 : 1
	State 3
		add_ln915 : 1
		tmp_8 : 2
		p_Result_146 : 3
		bitcast_ln729 : 4
		select_ln885 : 5
		v_assign : 6
		v_assign_9 : 6
	State 4
	State 5
		trunc_ln556 : 1
		p_Result_147 : 1
		exp_tmp_V : 1
		zext_ln461_1 : 2
		trunc_ln565 : 1
		tmp_9 : 2
		p_Result_148 : 3
		man_V_41 : 4
		man_V_42 : 5
		icmp_ln571_1 : 2
		F2 : 3
		icmp_ln581_1 : 4
		add_ln581_1 : 4
		sub_ln581_1 : 4
		sh_amt : 5
		sext_ln581 : 6
		sext_ln581_25 : 6
		icmp_ln582_1 : 4
		trunc_ln583 : 6
		icmp_ln585_1 : 6
		icmp_ln603_1 : 6
		zext_ln586_1 : 7
		ashr_ln586_1 : 8
		trunc_ln586 : 9
		tmp_70 : 1
		select_ln588 : 2
		shl_ln604_1 : 7
		xor_ln571 : 3
		and_ln582 : 5
		or_ln582 : 5
		xor_ln582 : 5
		and_ln581 : 5
		xor_ln585 : 7
		and_ln585 : 5
		and_ln585_25 : 5
		or_ln581 : 5
		xor_ln581 : 5
		and_ln603 : 5
		select_ln603 : 10
		or_ln603 : 5
		select_ln603_57 : 5
		or_ln603_41 : 5
		select_ln603_58 : 11
		or_ln603_42 : 5
		c_V : 12
		trunc_ln556_9 : 1
		p_Result_149 : 1
		exp_tmp_V_9 : 1
		zext_ln461 : 2
		trunc_ln565_9 : 1
		tmp_10 : 2
		p_Result_150 : 3
		man_V_44 : 4
		man_V_45 : 5
		icmp_ln571 : 2
		F2_9 : 3
		icmp_ln581 : 4
		add_ln581 : 4
		sub_ln581 : 4
		sh_amt_9 : 5
		sext_ln581_26 : 6
		sext_ln581_27 : 6
		icmp_ln582 : 4
		trunc_ln583_9 : 6
		icmp_ln585 : 6
		icmp_ln603 : 6
		zext_ln586 : 7
		ashr_ln586 : 8
		trunc_ln586_9 : 9
		tmp_72 : 1
		select_ln588_9 : 2
		shl_ln604 : 7
		xor_ln571_9 : 3
		and_ln582_9 : 5
		or_ln582_9 : 5
		xor_ln582_9 : 5
		and_ln581_9 : 5
		xor_ln585_9 : 7
		and_ln585_26 : 5
		and_ln585_27 : 5
		or_ln581_9 : 5
		xor_ln581_9 : 5
		and_ln603_9 : 5
		select_ln603_60 : 10
		or_ln603_43 : 5
		select_ln603_61 : 5
		or_ln603_44 : 5
		select_ln603_62 : 11
		or_ln603_45 : 5
		s_V : 12
		sext_ln1118 : 13
		sext_ln1118_25 : 13
	State 6
		tmp_73 : 1
		icmp_ln53 : 2
		br_ln53 : 3
		i_lower : 1
		sext_ln55 : 2
		X_R_V_addr : 3
		X_R_V_load : 4
		X_I_V_addr : 3
		X_I_V_load : 4
		sext_ln57 : 1
		X_R_V_addr_9 : 2
		p_Val2_118 : 3
		X_I_V_addr_9 : 2
		p_Val2_120 : 3
		i_11 : 1
	State 7
		sext_ln1118_26 : 1
		sext_ln1118_27 : 1
		mul_ln700 : 2
		mul_ln1193 : 2
		ret_V : 3
		temp_R_V : 4
		mul_ln700_9 : 2
		mul_ln1192 : 2
		ret_V_21 : 3
		temp_I_V : 4
		sub_ln703 : 5
		store_ln57 : 6
		sub_ln703_1 : 5
		store_ln58 : 6
		add_ln703 : 5
		store_ln59 : 6
		add_ln703_1 : 5
		store_ln60 : 6
		empty : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_290 |    0    |    26   | 12.6143 |   2432  |   4556  |    0    |
|          | grp_sin_or_cos_double_s_fu_309 |    0    |    26   | 12.6143 |   2432  |   4556  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |            j_fu_334            |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        lsb_index_fu_392        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln899_fu_466        |    0    |    0    |    0    |    0    |    29   |    0    |
|          |        add_ln908_fu_514        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |           m_43_fu_558          |    0    |    0    |    0    |    0    |    71   |    0    |
|          |        add_ln203_fu_586        |    0    |    0    |    0    |    0    |    21   |    0    |
|    add   |        add_ln915_fu_607        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |       add_ln581_1_fu_727       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        add_ln581_fu_1006       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         i_lower_fu_1232        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |          i_11_fu_1250          |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        ret_V_21_fu_1300        |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        add_ln703_fu_1330       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       add_ln703_1_fu_1337      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |           m_42_fu_546          |    0    |    0    |    0    |    0    |    56   |    0    |
|          |       select_ln915_fu_595      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       select_ln885_fu_637      |    0    |    0    |    0    |    0    |    56   |    0    |
|          |         man_V_42_fu_701        |    0    |    0    |    0    |    0    |    55   |    0    |
|          |          sh_amt_fu_739         |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       select_ln588_fu_799      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       select_ln603_fu_879      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_57_fu_893     |    0    |    0    |    0    |    0    |    22   |    0    |
|  select  |     select_ln603_58_fu_907     |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           c_V_fu_921           |    0    |    0    |    0    |    0    |    22   |    0    |
|          |         man_V_45_fu_980        |    0    |    0    |    0    |    0    |    55   |    0    |
|          |        sh_amt_9_fu_1018        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |     select_ln588_9_fu_1078     |    0    |    0    |    0    |    0    |    2    |    0    |
|          |     select_ln603_60_fu_1158    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_61_fu_1172    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |     select_ln603_62_fu_1186    |    0    |    0    |    0    |    0    |    22   |    0    |
|          |           s_V_fu_1200          |    0    |    0    |    0    |    0    |    22   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         tmp_V_12_fu_346        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |        sub_ln894_fu_382        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln897_fu_418        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln908_fu_530        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln915_fu_602        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |         man_V_41_fu_695        |    0    |    0    |    0    |    0    |    60   |    0    |
|    sub   |            F2_fu_715           |    0    |    0    |    0    |    0    |    19   |    0    |
|          |       sub_ln581_1_fu_733       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |         man_V_44_fu_974        |    0    |    0    |    0    |    0    |    60   |    0    |
|          |           F2_9_fu_994          |    0    |    0    |    0    |    0    |    19   |    0    |
|          |        sub_ln581_fu_1012       |    0    |    0    |    0    |    0    |    19   |    0    |
|          |          ret_V_fu_1274         |    0    |    0    |    0    |    0    |    40   |    0    |
|          |        sub_ln703_fu_1316       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       sub_ln703_1_fu_1323      |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |       ashr_ln586_1_fu_781      |    0    |    0    |    0    |    0    |   167   |    0    |
|          |       ashr_ln586_fu_1060       |    0    |    0    |    0    |    0    |   167   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln47_fu_328        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |        icmp_ln885_fu_340       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln897_fu_408       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln897_1_fu_440      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln908_fu_508       |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln571_1_fu_709      |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       icmp_ln581_1_fu_721      |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |       icmp_ln582_1_fu_755      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln585_1_fu_765      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln603_1_fu_771      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln571_fu_988       |    0    |    0    |    0    |    0    |    29   |    0    |
|          |       icmp_ln581_fu_1000       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln582_fu_1034       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln585_fu_1044       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln603_fu_1050       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln53_fu_1226       |    0    |    0    |    0    |    0    |    20   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        shl_ln908_fu_540        |    0    |    0    |    0    |    0    |   101   |    0    |
|    shl   |       shl_ln604_1_fu_807       |    0    |    0    |    0    |    0    |    61   |    0    |
|          |        shl_ln604_fu_1086       |    0    |    0    |    0    |    0    |    61   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |        lshr_ln897_fu_428       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        lshr_ln908_fu_520       |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        mul_ln700_fu_1264       |    0    |    2    |    0    |    0    |    23   |    0    |
|    mul   |       mul_ln1193_fu_1269       |    0    |    2    |    0    |    0    |    23   |    0    |
|          |       mul_ln700_9_fu_1290      |    0    |    2    |    0    |    0    |    23   |    0    |
|          |       mul_ln1192_fu_1295       |    0    |    2    |    0    |    0    |    23   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |            l_fu_374            |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_138_fu_434      |    0    |    0    |    0    |    0    |    22   |    0    |
|          |            a_fu_446            |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln899_fu_480        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln582_fu_819        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln581_fu_837        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln585_fu_849        |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |       and_ln585_25_fu_855      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln603_fu_873        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln582_9_fu_1098      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln581_9_fu_1116      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln585_26_fu_1128      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      and_ln585_27_fu_1134      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln603_9_fu_1152      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln899_fu_486        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln582_fu_825        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln581_fu_861        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |         or_ln603_fu_887        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_41_fu_901       |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |       or_ln603_42_fu_915       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln582_9_fu_1104       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln581_9_fu_1140       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_43_fu_1166      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_44_fu_1180      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       or_ln603_45_fu_1194      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        xor_ln899_fu_460        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln571_fu_813        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln582_fu_831        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln585_fu_843        |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |        xor_ln581_fu_867        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln571_9_fu_1092      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln582_9_fu_1110      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln585_9_fu_1122      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln581_9_fu_1146      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln889_fu_352       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln897_fu_424       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            m_fu_500            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln907_9_fu_504      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln908_fu_526       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln908_1_fu_536      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln911_fu_554       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |           m_46_fu_592          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln891_fu_646       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln461_1_fu_675      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_148_fu_691      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln586_1_fu_777      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln461_fu_954       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_150_fu_970      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln586_fu_1056       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_356       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_398           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           m_s_fu_564           |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|        exp_tmp_V_fu_665        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       exp_tmp_V_9_fu_944       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_73_fu_1216         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_R_V_fu_1280        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        temp_I_V_fu_1306        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_145_fu_366      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln_fu_492          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_8_fu_613          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_9_fu_683          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_10_fu_962         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln894_fu_388       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln897_fu_414       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln893_fu_582       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln556_fu_653       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln565_fu_679       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln583_fu_761       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln586_fu_787       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln556_9_fu_932      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln565_9_fu_958      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln583_9_fu_1040     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln586_9_fu_1066     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_67_fu_452         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_139_fu_472      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_68_fu_574         |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|       p_Result_147_fu_657      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_70_fu_791         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_149_fu_936      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_72_fu_1070         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|  partset |       p_Result_146_fu_621      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln581_fu_747       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_25_fu_751      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_26_fu_1026     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln581_27_fu_1030     |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln1118_fu_1208      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_25_fu_1212     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln55_fu_1238       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln57_fu_1244       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_26_fu_1256     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln1118_27_fu_1260     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |    0    |    60   | 25.2285 |   4904  |  11560  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| X_I_V_addr_9_reg_1441 |   10   |
|  X_I_V_addr_reg_1425  |   10   |
| X_R_V_addr_9_reg_1436 |   10   |
|  X_R_V_addr_reg_1420  |   10   |
|   add_ln203_reg_1372  |   14   |
|      i_0_reg_281      |   32   |
|     i_11_reg_1446     |   32   |
|       i_reg_269       |    2   |
|   icmp_ln53_reg_1410  |    1   |
|  icmp_ln885_reg_1352  |    1   |
|       j_reg_1347      |    2   |
|      m_s_reg_1357     |   63   |
| select_ln885_reg_1377 |   64   |
|sext_ln1118_25_reg_1404|   33   |
|  sext_ln1118_reg_1398 |   33   |
|   sext_ln55_reg_1414  |   64   |
|   sext_ln57_reg_1430  |   64   |
|    tmp_68_reg_1362    |    1   |
|     tmp_V_reg_258     |   14   |
|  trunc_ln893_reg_1367 |   11   |
|  v_assign_9_reg_1388  |   64   |
|   v_assign_reg_1383   |   64   |
|  zext_ln891_reg_1393  |   32   |
+-----------------------+--------+
|         Total         |   631  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_165       |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_165       |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_178       |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_178       |  p2  |   2  |   0  |    0   ||    9    |
|            i_reg_269           |  p0  |   2  |   2  |    4   ||    9    |
| grp_sin_or_cos_double_s_fu_290 |  p1  |   2  |  64  |   128  ||    9    |
| grp_sin_or_cos_double_s_fu_309 |  p1  |   2  |  64  |   128  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   300  ||  5.285  ||    63   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   60   |   25   |  4904  |  11560 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    5   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |   631  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   60   |   30   |  5535  |  11623 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
