verilog xil_defaultlib --include "/home/fongen/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../FIR_tutorial/FIR_tutorial.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../FIR_tutorial/FIR_tutorial.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" \
"../../../../FIR_tutorial/FIR_tutorial.srcs/sources_1/new/FIR.v" \
"../../bd/design_1/ip/design_1_FIR_0_0/sim/design_1_FIR_0_0.v" \
"../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../FIR_tutorial/FIR_tutorial.gen/sources_1/bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../FIR_tutorial/FIR_tutorial.gen/sources_1/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../../FIR_tutorial/FIR_tutorial.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../FIR_tutorial/FIR_tutorial.gen/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../bd/design_1/sim/design_1.v" \
"../../../../FIR_tutorial/FIR_tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
