###########  MakeFile.env  ##########
# Top level pattern, include by Makefile of child directory
# in which variable like TOPDIR, TARGET or LIB may be needed

#CC=gcc
MAKE:=make

AR=ar
RM=rm -rf

OBJS=$(SRCS:%.cpp=%.o)
DEPENDS=$(SRCS:%.cpp=%.d)

all:$(TARGET) $(LIB) $(SUBDIRS)

$(LIB):$(OBJS)
	$(AR) $@ $^
	cp $@ $(LIBPATH) 

$(TARGET):$(OBJS)
	$(CC) -o $@ $^ $(LDFLAGS)
	cp $@ $(EXEPATH)


$(OBJS):%.o:%.cpp
	$(CC) -c $< -o $@ $(CFLAGS)


-include $(DEPENDS)

$(DEPENDS):%.d:%.c
	set -e; rm -f $@; \
	$(CC) -MM $(CFLAGS) $< > $@.$$$$; \
	sed 's,\($*\)\.o[:]*,\1.o $@:,g' < $@.$$$$ > $@; \
	rm $@.$$$$

clean:
	for dir in $(subdirs);\
	do $(MAKE) -C $$dir clean||exit 1;\
	done
	$(RM) $(TARGET) $(LIB)  $(OBJS) $(DEPENDS)
