 ****** PrimeSim HSPICE -- V-2023.12-SP2-1 linux64 (Jul 08 2024 9057313) ******
  Copyright (c) 1986 - 2025 by Synopsys, Inc. All Rights Reserved.
  This software and the associated documentation are proprietary
  to Synopsys, Inc. This software may only be used in accordance
  with the terms and conditions of a written license agreement with
  Synopsys, Inc. All other use, reproduction, or distribution of
  this software is strictly prohibited.
  Input File: SRAM_read_latency_latch_sa_5T.sp                                  
  Command line options: /package/eda2/synopsys/hspice/V-2023.12-SP2-1/hspice/linux64/hspice -i SRAM_read_latency_latch_sa_5T.sp -o Outputs/
  Start time: Wed Dec 10 18:05:31 2025
 lic:  
 lic: FLEXlm: SDK_12.11.9.5 
 lic: USER:   hjaigane             HOSTNAME: ececomp2.ecn.purdue.edu 
 lic: HOSTID: 2e802204             PID:      3969621 
 lic: Using FLEXlm license file: 
 lic: 1718@marina.ecn.purdue.edu 
 lic: Checkout 1 hspice 
 lic: License/Maintenance for hspice will expire on 08-sep-2026/2025.06 
 lic: 1(in_use)/50(total) FLOATING license(s) on SERVER 1718@marina.ecn.purdue.edu 
 lic:   
  
  ******  Machine Information  ***********************************
  CPU:
  model name	: AMD EPYC 7513 32-Core Processor
  cpu MHz	: 2595.162
 CPU(s)		: 128
  
  OS:
  Linux version 4.18.0-553.78.1.el8_10.x86_64 (mockbuild@host-100-100-224-106) (gcc version 8.5.0 20210514 (Red Hat 8.5.0-28.0.1) (GCC)) #1 SMP Tue Oct 7 02:24:16 PDT 2025

 System loadavg :  71.04 59.61 55.99 55/68651 3969667

  ******  Loading Files  *****************************************
  Loading 'SRAM_read_latency_latch_sa_5T.sp '
  Loading '/package/eda2/synopsys/hspice/V-2023.12-SP2-1/hspice/hspice.ini '
  Loading './FEFET_LK_Model_ICDL_PSU/MOSFET_LIB.lib '
  Loading './FEFET_LK_Model_ICDL_PSU/./MOSFET_MODELS/22fet_hp.pm '
  Loading './latch_sa.sp '
  **info** (SRAM_read_latency_latch_sa_5T.sp:103) DC voltage reset to initial transient source value in source 0:vbl_pch. new dc=0.8000D+00
  **warning** (SRAM_read_latency_latch_sa_5T.sp:32) Both nodes of element vgnd are connected together; Line ignored.
  **warning** (pmos:xpu1.mpfet (./FEFET_LK_Model_ICDL_PSU/MOSFET_LIB.lib:118)) Warning:  Acde = 0.259654 may be too small in BSIM4 model with w=7.2e-07 l=2.2e-08.
  

  **warning** the following singular supplies were terminated to 1 meg resistor 
          supply       node1            node2
(SRAM_read_latency_latch_sa_5T.sp:86)vhar2                   0:har_blbx         defined in subckt 0                     0:0                defined in subckt 0               
      
 **info** set option symb=1 internally to help for convergence.
 ******  Options set in the netlist  ****************************
 co      = 131       dccap   = 1         ingold  = 1         
 lis_new = 1         measform= 3         method  = trap      
 post    = binary    runlvl  = 6         
 search  = /package/eda2/synopsys/hspice/V-2023.12-SP2-1/hspice/parts/behave
  
  
  ******  Summary of possible problems in netlist  ***************
  Negative resistor :      0
  Negative capacitor:      0
  Negative inductor :      0
  Unconnected node  :      0
  Dangling terminal :      0
  Source loop       :      0
  
  ******  Circuit Statistics  ************************************
  Resistors           :       1
  Capacitors(total)   :       4
     Coupling Capacitors :       0
  Voltage Sources     :      10
  MOSFETs             :      40
  Total # of Nodes    :     188
  Total # of Elements :      55


  
  ******  Analysis Details  **************************************
  dcop: begin dcop, cpu clock= 7.33E-02                                         
                                                  
 **info** dc convergence successful at Newton-Raphson method 
 ****** PrimeSim HSPICE -- V-2023.12-SP2-1 linux64 (Jul 08 2024 9057313) ******
 ******  
 *.lib './fefet_lk_model_icdl_psu/mosfet_lib.lib' norm_2dfet

 ****** transient analysis tnom=  25.000 temp=  25.000 ******
  dcop: end dcop, cpu clock= 8.02E-02 peak memory=     559 mb tot_iter=      22 
                                                  
  Opening 'Outputs/SRAM_read_latency_latch_sa_5T.tr0' for output.
  Waveform Format: POST=Binary, POST_VERSION=2013
 
  Transient Beginning
  100.00% Tran Time= 2.00000e-08s Estimated Time Left: 0:00:00        
  Transient End
 ******
 *.lib './fefet_lk_model_icdl_psu/mosfet_lib.lib' norm_2dfet

 ****** transient analysis tnom=  25.000 temp=  25.000 ******
 
  ******  Measured values for the netlist  ***********************
 twl_init= 9.0900e-09
 tq_fin= 9.3464e-09
 t_wl_rise_se_rise= 1.9784e-10  targ= 9.2878e-09   trig= 9.0900e-09
 t_se_rise_q_fall= 5.8554e-11  targ= 9.3464e-09   trig= 9.2878e-09
 wl2q_delay= 2.5639e-10
 bl_voltage=   0.7304
 blb_voltage=   0.8321
 delta_v=   0.1017
 e_read= 6.6196e-14  from= 8.9000e-09     to= 9.5000e-09

          ***** job concluded
 ******  
 *.lib './fefet_lk_model_icdl_psu/mosfet_lib.lib' norm_2dfet

 ****** job statistics summary tnom=  25.000 temp=  25.000 ******

  ******  PrimeSim HSPICE Threads Information  ******

  Command Line Threads Count :     1
  Available CPU Count        :   128
  Actual Threads Count       :     1


  ****** Statistics of Ignored Elements ******
  Voltage Sources :       1


  ******  Runtime Statistics (seconds)  ******

  analysis           time    # points   tot. iter  conv.iter
  op point           0.01           1          22
  transient          0.06       20001        1343         388 rev=        53
  readin             0.03
  errchk             0.00
  setup              0.00
  output             0.00


           peak memory used        560.02 megabytes
           total cpu time            0.11 seconds
           total elapsed time        0.15 seconds
           job started at     18:05:31 12/10/2025
           job ended   at     18:05:32 12/10/2025
           job total runtime         0.15 seconds


 lic: Release hspice token(s) 
 lic: total license checkout elapse time:        0.03(s)
