0.7
2020.1
May 27 2020
20:09:33
D:/Documents/xnesva08/digital-electronics-1/labs/06-counter/project_1counter/project_1counter.srcs/sim_1/new/tb_clock_enable.vhd,1647958456,vhdl,,,,tb_clock_enable,,,,,,,,
D:/Documents/xnesva08/digital-electronics-1/labs/06-counter/project_1counter/project_1counter.srcs/sim_1/new/tb_cnt_up_down.vhd,1647961814,vhdl,,,,tb_cnt_up_down,,,,,,,,
D:/Documents/xnesva08/digital-electronics-1/labs/06-counter/project_1counter/project_1counter.srcs/sources_1/new/clock_enable.vhd,1647958456,vhdl,D:/Documents/xnesva08/digital-electronics-1/labs/06-counter/project_1counter/project_1counter.srcs/sim_1/new/tb_clock_enable.vhd,,,clock_enable,,,,,,,,
D:/Documents/xnesva08/digital-electronics-1/labs/06-counter/project_1counter/project_1counter.srcs/sources_1/new/cnt_up_down.vhd,1647961756,vhdl,D:/Documents/xnesva08/digital-electronics-1/labs/06-counter/project_1counter/project_1counter.srcs/sim_1/new/tb_cnt_up_down.vhd,,,cnt_up_down,,,,,,,,
