\doxysubsubsubsection{ADC Interrupts Definition }
\hypertarget{group___a_d_c__interrupts__definition}{}\label{group___a_d_c__interrupts__definition}\index{ADC Interrupts Definition@{ADC Interrupts Definition}}
Collaboration diagram for ADC Interrupts Definition\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___a_d_c__interrupts__definition}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\+\_\+\+IT\+\_\+\+EOC}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{ADC\+\_\+\+IT\+\_\+\+AWD}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}{ADC\+\_\+\+IT\+\_\+\+JEOC}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}})
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{ADC\+\_\+\+IT\+\_\+\+OVR}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{ADC\+\_\+\+CR1\+\_\+\+OVRIE}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___a_d_c__interrupts__definition_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}\index{ADC Interrupts Definition@{ADC Interrupts Definition}!ADC\_IT\_AWD@{ADC\_IT\_AWD}}
\index{ADC\_IT\_AWD@{ADC\_IT\_AWD}!ADC Interrupts Definition@{ADC Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_IT\_AWD}{ADC\_IT\_AWD}}
{\footnotesize\ttfamily \label{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946} 
\#define ADC\+\_\+\+IT\+\_\+\+AWD~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00441}{441}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}\index{ADC Interrupts Definition@{ADC Interrupts Definition}!ADC\_IT\_EOC@{ADC\_IT\_EOC}}
\index{ADC\_IT\_EOC@{ADC\_IT\_EOC}!ADC Interrupts Definition@{ADC Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_IT\_EOC}{ADC\_IT\_EOC}}
{\footnotesize\ttfamily \label{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00} 
\#define ADC\+\_\+\+IT\+\_\+\+EOC~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00440}{440}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}\index{ADC Interrupts Definition@{ADC Interrupts Definition}!ADC\_IT\_JEOC@{ADC\_IT\_JEOC}}
\index{ADC\_IT\_JEOC@{ADC\_IT\_JEOC}!ADC Interrupts Definition@{ADC Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_IT\_JEOC}{ADC\_IT\_JEOC}}
{\footnotesize\ttfamily \label{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631} 
\#define ADC\+\_\+\+IT\+\_\+\+JEOC~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00442}{442}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

\Hypertarget{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}\index{ADC Interrupts Definition@{ADC Interrupts Definition}!ADC\_IT\_OVR@{ADC\_IT\_OVR}}
\index{ADC\_IT\_OVR@{ADC\_IT\_OVR}!ADC Interrupts Definition@{ADC Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_IT\_OVR}{ADC\_IT\_OVR}}
{\footnotesize\ttfamily \label{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0} 
\#define ADC\+\_\+\+IT\+\_\+\+OVR~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{ADC\+\_\+\+CR1\+\_\+\+OVRIE}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source_l00443}{443}} of file \mbox{\hyperlink{stm32f4xx__hal__adc_8h_source}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}.

