# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2023.09
# platform  : Linux 3.10.0-1160.88.1.el7.x86_64
# version   : 2023.09p001 64 bits
# build date: 2023.10.25 14:35:20 UTC
# ----------------------------------------
# started   : 2023-11-19 16:14:06 CST
# hostname  : ee26.EEHPC
# pid       : 185856
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:46312' '-style' 'windows' '-data' 'AAAAnnicVYq9CkBgGEbPR0omV+AOKLvVRmKwGiQlGfwsFi7VnXzehDj1/NWjgGjTWnNhrmIuCSkFsXhGKfmijrtEii8q338J1nN8LobIxmeioZbu0dFS3btiZGEgJGCW3cvD4QR+RxEM' '-proj' '/RAID2/COURSE/iclab/iclab122/Lab08/JG/jgproject/sessionLogs/session_0' '-init' '-hidden' '/RAID2/COURSE/iclab/iclab122/Lab08/JG/jgproject/.tmp/.initCmds.tcl' 'jg_sec_run1.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2023 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /RAID2/COURSE/iclab/iclab122/Lab08/JG/jgproject/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/RAID2/COURSE/iclab/iclab122/.config/cadence/jasper.conf".
% clear -all 
INFO (IPF121): Cleared environment completely for new design analysis.
% set DW_SIM "/usr/cad/synopsys/synthesis/cur/dw/sim_ver/"
/usr/cad/synopsys/synthesis/cur/dw/sim_ver/
% #set_resilient_compilation on
% 
% check_sec -analyze -sv -spec ../EXERCISE_wocg/01_RTL/SNN_wocg.v +define+RTL -y ${DW_SIM} +libext+.v +incdir+${DW_SIM}
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/cadence/JASPER/jasper_2023.09p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../EXERCISE_wocg/01_RTL/SNN_wocg.v'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_mult'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sum3.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_sum3'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_add.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_add'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_div.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_div'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_cmp'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sub.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_sub'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_exp.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_exp'
% #check_sec -analyze -spec -sv -f dw.f -ignore_translate_off
% check_sec -analyze -sv -imp ../EXERCISE/01_RTL/GATED_OR.v 
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/cadence/JASPER/jasper_2023.09p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../EXERCISE/01_RTL/GATED_OR.v'
% check_sec -analyze -sv -imp ../EXERCISE/01_RTL/SNN.v +define+RTL -y ${DW_SIM} +libext+.v +incdir+${DW_SIM}
[-- (VERI-1482)] Analyzing Verilog file '../EXERCISE/01_RTL/SNN.v'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_mult'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sum3.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_sum3'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_add.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_add'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_div.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_div'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_cmp'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sub.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_sub'
[-- (VERI-1482)] Analyzing Verilog file '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_exp.v'
[-- (VERI-1489)]       Resolving module 'DW_fp_exp'
% #check_sec -analyze -sv -imp -f dw.f -ignore_translate_off
% check_sec -elaborate -spec -top SNN -disable_x_handling 
INFO (ISW003): Top module name is "SNN".
[INFO (HIER-8002)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1379): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1127): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1128): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1129): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1130): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1131): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1132): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1133): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1134): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1135): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1137): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1138): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1139): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1140): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1141): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1203): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1204): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1205): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1206): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1207): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1232): port 'aeqb' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1233): port 'aeqb' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1257): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1258): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1259): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1274): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1275): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1276): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1297): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1298): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1299): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1300): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1301): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1341): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1342): port 'status' remains unconnected for this instance
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v(88): compiling module 'DW_fp_mult'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sum3.v(62): compiling module 'DW_fp_sum3'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_add.v(64): compiling module 'DW_fp_add'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_div.v(86): compiling module 'DW_fp_div'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v(75): compiling module 'DW_fp_cmp'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sub.v(61): compiling module 'DW_fp_sub'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_exp.v(72): compiling module 'DW_fp_exp:(sig_width=23,exp_width=8,arch=0)'
[INFO (VERI-1018)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(20): compiling module 'SNN'
[WARN (VERI-1209)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(194): expression size 32 truncated to fit in target size 6
[WARN (VERI-1209)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(195): expression size 32 truncated to fit in target size 6
[WARN (VERI-1209)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(196): expression size 32 truncated to fit in target size 6
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1127): missing/open ports on instance M0 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1128): missing/open ports on instance M1 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1129): missing/open ports on instance M2 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1130): missing/open ports on instance M3 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1131): missing/open ports on instance M4 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1132): missing/open ports on instance M5 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1133): missing/open ports on instance M6 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1134): missing/open ports on instance M7 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1135): missing/open ports on instance M8 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1137): missing/open ports on instance A0 of module DW_fp_sum3
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1138): missing/open ports on instance A1 of module DW_fp_sum3
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1139): missing/open ports on instance A2 of module DW_fp_sum3
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1140): missing/open ports on instance A3 of module DW_fp_sum3
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1141): missing/open ports on instance A4 of module DW_fp_add
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1203): missing/open ports on instance A10 of module DW_fp_sum3
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1204): missing/open ports on instance A11 of module DW_fp_sum3
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1205): missing/open ports on instance A12 of module DW_fp_sum3
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1206): missing/open ports on instance A13 of module DW_fp_sum3
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1207): missing/open ports on instance DIV9 of module DW_fp_div
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1232): missing/open ports on instance C0 of module DW_fp_cmp
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1233): missing/open ports on instance C1 of module DW_fp_cmp
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1257): missing/open ports on instance M9 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1258): missing/open ports on instance M10 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1259): missing/open ports on instance A5 of module DW_fp_add
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1274): missing/open ports on instance S0 of module DW_fp_sub
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1275): missing/open ports on instance S1 of module DW_fp_sub
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1276): missing/open ports on instance D0 of module DW_fp_div
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1297): missing/open ports on instance E0 of module DW_fp_exp
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1298): missing/open ports on instance E1 of module DW_fp_exp
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1299): missing/open ports on instance S2 of module DW_fp_sub
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1300): missing/open ports on instance A6 of module DW_fp_add
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1301): missing/open ports on instance D1 of module DW_fp_div
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1341): missing/open ports on instance S3 of module DW_fp_sub
[WARN (VERI-8028)] ../EXERCISE_wocg/01_RTL/SNN_wocg.v(1342): missing/open ports on instance A7 of module DW_fp_add
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          8 (0 packages)
  Single run mode                         On
  Pipeline                                On (8 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      8 (8 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
SNN
[<embedded>] % check_sec -elaborate -imp  -top SNN -disable_x_handling 
INFO (ISW003): Top module name is "SNN".
[INFO (HIER-8002)] ../EXERCISE/01_RTL/SNN.v(1508): Disabling old hierarchical reference handler
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1256): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1257): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1258): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1259): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1260): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1261): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1262): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1263): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1264): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1270): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1336): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1361): port 'aeqb' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1362): port 'aeqb' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1386): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1387): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1388): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1403): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1404): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1405): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1426): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1427): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1428): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1429): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1430): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1470): port 'status' remains unconnected for this instance
[WARN (VERI-1927)] ../EXERCISE/01_RTL/SNN.v(1471): port 'status' remains unconnected for this instance
[INFO (VERI-1018)] ../EXERCISE/01_RTL/GATED_OR.v(2): compiling module 'GATED_OR'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_mult.v(88): compiling module 'DW_fp_mult'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sum3.v(62): compiling module 'DW_fp_sum3'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_add.v(64): compiling module 'DW_fp_add'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_div.v(86): compiling module 'DW_fp_div'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_cmp.v(75): compiling module 'DW_fp_cmp'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_sub.v(61): compiling module 'DW_fp_sub'
[INFO (VERI-1018)] /usr/cad/synopsys/synthesis/cur/dw/sim_ver/DW_fp_exp.v(72): compiling module 'DW_fp_exp:(sig_width=23,exp_width=8,arch=0)'
[INFO (VERI-1018)] ../EXERCISE/01_RTL/SNN.v(29): compiling module 'SNN'
[WARN (VERI-1209)] ../EXERCISE/01_RTL/SNN.v(299): expression size 32 truncated to fit in target size 6
[WARN (VERI-1209)] ../EXERCISE/01_RTL/SNN.v(300): expression size 32 truncated to fit in target size 6
[WARN (VERI-1209)] ../EXERCISE/01_RTL/SNN.v(301): expression size 32 truncated to fit in target size 6
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1256): missing/open ports on instance M0 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1257): missing/open ports on instance M1 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1258): missing/open ports on instance M2 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1259): missing/open ports on instance M3 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1260): missing/open ports on instance M4 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1261): missing/open ports on instance M5 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1262): missing/open ports on instance M6 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1263): missing/open ports on instance M7 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1264): missing/open ports on instance M8 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1270): missing/open ports on instance A4 of module DW_fp_add
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1336): missing/open ports on instance DIV9 of module DW_fp_div
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1361): missing/open ports on instance C0 of module DW_fp_cmp
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1362): missing/open ports on instance C1 of module DW_fp_cmp
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1386): missing/open ports on instance M9 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1387): missing/open ports on instance M10 of module DW_fp_mult
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1388): missing/open ports on instance A5 of module DW_fp_add
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1403): missing/open ports on instance S0 of module DW_fp_sub
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1404): missing/open ports on instance S1 of module DW_fp_sub
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1405): missing/open ports on instance D0 of module DW_fp_div
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1426): missing/open ports on instance E0 of module DW_fp_exp
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1427): missing/open ports on instance E1 of module DW_fp_exp
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1428): missing/open ports on instance S2 of module DW_fp_sub
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1429): missing/open ports on instance A6 of module DW_fp_add
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1430): missing/open ports on instance D1 of module DW_fp_div
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1470): missing/open ports on instance S3 of module DW_fp_sub
[WARN (VERI-8028)] ../EXERCISE/01_RTL/SNN.v(1471): missing/open ports on instance A7 of module DW_fp_add
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          9 (0 packages)
  Single run mode                         On
  Pipeline                                On (9 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      9 (9 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
SNN
[<embedded>] % check_sec -setup
WARNING (WSEC130): The split setup flow automatically maps flop and latch pairs that are nonresettable or uninitialized.
    To remove those mappings, use "check_sec -auto_map_reset_x_values off".
    To avoid adding any mapping, add the switch "-no_auto_mapping".
INFO (ISEC091): Connecting spec and imp designs.
INFO (IPM031): Clearing proof results of all properties.
INFO (IMTR159): Auto init mapping has been enabled for all tasks.
INFO (IMTR082): Calculating design region.
INFO (ISEC083): Building the SEC signal DB.
INFO (IMTR087): Collecting free X signals.
INFO (IMTR087): Collecting free X signals - Done.
INFO (IMTR084): Collecting undriven signals.
INFO (IMTR084): Collecting undriven signals - Done.
INFO (IMTR088): Collecting stopat signals.
INFO (IMTR088): Collecting stopat signals - Done.
INFO (IMTR086): Collecting register signals.
INFO (IMTR086): Collecting register signals - Done.
INFO (ISEC083): Building the SEC signal DB - Done.
INFO (IMTR093): Modeling the MPRAM blackbox instances.
INFO (IMTR074): Applying auto mapping for signal type = "dut_output".
INFO (IMTR074): Applying auto mapping for signal type = "bbox_input".
INFO (IMTR074): Applying auto mapping for signal type = "primary_input".
INFO (IMTR074): Applying auto mapping for signal type = "undriven".
INFO (IMTR074): Applying auto mapping for signal type = "bbox_output".
INFO (IMTR074): Applying auto mapping for signal type = "setup_stopat".
[<embedded>] % 
[<embedded>] % clock clk -both_edge 
[<embedded>] % reset ~rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
[<embedded>] % 
[<embedded>] % check_sec -gen
INFO (IMTR114): Start - Clear AutoProve Data on task="<embedded>".
INFO (IMTR115): Done - Clear AutoProve Data on task="<embedded>".
INFO (IMTR031): Exposing connection mappings.
INFO (IMTR028): Exposing connection mapping properties...
INFO (IMTR029): Exposing connection mapping properties, DONE.
INFO (ISEC021): Computing SEC environment configuration.
INFO (IMTR032): Computing clock data.
INFO (IMTR033): Computing reset data.
INFO (IRS039): Reset analysis complete.
INFO (IMTR094): Updating init mapping entries.
INFO (IMTR074): Applying auto mapping for signal type = "reset_x".
INFO (IMTR095): Apply mapping sanity check.
INFO (ISEC097): Applying sanity check for cutpoints against user-specified assumptions and SEC connections.
INFO (IMTR126): Started calculating user verification targets' COI on task "<embedded>".
INFO (IMTR127): Finished calculating user verification targets' COI on task "<embedded>".
INFO (IMTR131): Started updating mapping entries according to the targets' COI.
INFO (IMTR132): Finished updating mapping entries according to the targets' COI.
INFO (IMTR034): Exposing the remaining mapping entries.
INFO (IMTR028): Exposing verification target mapping properties...
INFO (IMTR029): Exposing verification target mapping properties, DONE.
INFO (ISEC042): Running interface check.
WARNING (WSEC072): Found 1 unmapped imp primary_input signal(s).
WARNING (WSEC072): Found 22 unmapped spec undriven signal(s).
WARNING (WSEC072): Found 22 unmapped spec internal_undriven signal(s).
<embedded>
[<embedded>] % check_sec -interface
   Interface Check Summary
=============================
primary_input       - FAILED - found 1 unmapped signal(s) in imp.
primary_output      - PASSED
user_bbox_input     - PASSED
user_bbox_output    - PASSED
auto_bbox_input     - PASSED
auto_bbox_output    - PASSED
user_task_stopat    - PASSED
user_env_stopat     - PASSED
setup_stopat        - PASSED
internal_undriven   - FAILED - found 22 unmapped signal(s) in spec.
x_assignment        - PASSED
x_default_assignment- PASSED
x_index_out_of_range- PASSED
x_divide_by_zero    - PASSED
x_misc_undriven     - PASSED
x_low_power         - PASSED
x_bus_contention    - PASSED
x_bus_floating      - PASSED
reset_x             - PASSED
imp_assumptions     - PASSED
=============================
Overall interface check result - FAILED
failed
[<embedded>] % 
[<embedded>] % assume SNN_imp.cg_en==0 
WARNING (WNL023): Expression sizes mismatch.
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "SNN_imp.cg_en==0".
assume:0
[<embedded>] % check_sec -waive -waive_signals SNN_imp.cg_en
SNN_imp.cg_en
[<embedded>] % 
[<embedded>] % check_sec -interface
INFO (IMTR114): Start - Clear AutoProve Data on task="<embedded>".
INFO (IMTR115): Done - Clear AutoProve Data on task="<embedded>".
INFO (ISEC097): Applying sanity check for cutpoints against user-specified assumptions and SEC connections.
INFO (IMTR126): Started calculating user verification targets' COI on task "<embedded>".
INFO (IMTR127): Finished calculating user verification targets' COI on task "<embedded>".
INFO (IMTR131): Started updating mapping entries according to the targets' COI.
INFO (IMTR132): Finished updating mapping entries according to the targets' COI.
INFO (IMTR034): Exposing the remaining mapping entries.
INFO (ISEC042): Running interface check.
WARNING (WSEC072): Found 22 unmapped spec undriven signal(s).
WARNING (WSEC072): Found 22 unmapped spec internal_undriven signal(s).
   Interface Check Summary
=============================
primary_input       - PASSED
primary_output      - PASSED
user_bbox_input     - PASSED
user_bbox_output    - PASSED
auto_bbox_input     - PASSED
auto_bbox_output    - PASSED
user_task_stopat    - PASSED
user_env_stopat     - PASSED
setup_stopat        - PASSED
internal_undriven   - FAILED - found 22 unmapped signal(s) in spec.
x_assignment        - PASSED
x_default_assignment- PASSED
x_index_out_of_range- PASSED
x_divide_by_zero    - PASSED
x_misc_undriven     - PASSED
x_low_power         - PASSED
x_bus_contention    - PASSED
x_bus_floating      - PASSED
reset_x             - PASSED
imp_assumptions     - PASSED
=============================
Overall interface check result - FAILED
failed
[<embedded>] % 
[<embedded>] % 
[<embedded>] % set_sec_autoprove_strategy design_style
WARNING (WCD001): The command "set_sec_autoprove_strategy design_style" has been deprecated. Use "set_sec_autoprove_strategy clock_gating/state_matching" instead.
[<embedded>] % set_sec_autoprove_design_style_type clock_gating
WARNING (WDEP018): The command "set_sec_autoprove_design_style_type" has been deprecated. Use "set_sec_autoprove_strategy clock_gating/state_matching" instead.
[<embedded>] % 
[<embedded>] % 
[<embedded>] % 
[<embedded>] % 
[<embedded>] % check_sec -prove -bg
INFO (ISEC116): Preparing the SEC environment for "sec_design_style_clock_gating" strategy - started.
INFO (ISEC116): Preparing the SEC environment for "sec_design_style_clock_gating" strategy - done.
INFO (ISEC143): SEC proof cache is off. To enable it, use the "set_proofmaster on" command.
INFO (IMTR158): Both edges clock has been detected and clock optimization has been enabled.
INFO (IMTR110): (0.proof) Starting SEC clock gating strategy on task "<embedded>".
INFO (IPF031): Settings used for proof thread default:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background 0
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
WARNING (WMTR018): cutpoint on a verification pair (primary_output, bbox_input, or mpram_port): "out_valid -> SNN_imp.out_valid".
WARNING (WMTR018): cutpoint on a verification pair (primary_output, bbox_input, or mpram_port): "out[31:0] -> SNN_imp.out[31:0]".
Htscustom9: Custom engine code is hT3N0LhP3feYRABjCHqhIMzrrE+3/q+KYn2rpXcsai/7id+dKx0lO4wyqAS/56za9Jpv9X/7IWGwnfjpAHefLq+IgK4OHbjMwsF9ER9x7aHROGIfmqd0lXLs3fVGhJ4huCEpGkWC0d/nrRw6edIVnPE5MgEA
Htscustom10: Custom engine code is hT3N0LhP3feYRABjCHqhIMzrrE+3/q+KYn2rpXcsai/7id+dKx0lO4wyqAS/56za9Jxv9X/7IWGwnfjpAHefLq+IgK4OHbjMwsF9ER9x7aHROGYfmqd0lXLs3fVGhJ4huCEpGkWC0d/nrRw6edP5nPWGjQEA
INFO (IRS026): Computing reset analysis for expressions.
INFO (IRS027): Finished computing reset analysis for expressions.
INFO (ISEC104): (0.proof) SEC clock gating strategy (CP): The property "<embedded>::out_valid" was proven in 0.90 s.
INFO (ISEC104): (0.proof) SEC clock gating strategy (CP): The property "<embedded>::out[31:0]" was proven in 0.90 s.
INFO (ISEC134): (0.proof) SEC Proof Result: proven.

==============================================================
SUMMARY - SEC CLOCK GATING STRATEGY
==============================================================
           Properties Considered              : 2
                 assertions                   : 2
                  - proven                    : 2
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.340 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
