In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 363 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 362 cells are valid scan cells
         U0_RST_SYNC/RST_reg_reg[0]
         U0_RST_SYNC/RST_reg_reg[1]
         U0_ref_Data_sync/sync_bus_reg[7]
         U0_ref_Data_sync/sync_bus_reg[3]
         U0_ref_Data_sync/sync_bus_reg[0]
         U0_ref_Data_sync/enable_pulse_reg
         U0_ref_Data_sync/sync_bus_reg[6]
         U0_ref_Data_sync/sync_bus_reg[2]
         U0_ref_Data_sync/sync_bus_reg[1]
         U0_ref_Data_sync/sync_bus_reg[5]
         U0_ref_Data_sync/sync_bus_reg[4]
         U0_ref_Data_sync/en_reg_reg[0]
         U0_ref_Data_sync/en_reg_reg[1]
         U0_PULSE_GEN/reg_SIG_0_reg
         U0_PULSE_GEN/reg_SIG_1_reg
         U0_ClkDiv/counter_reg[7]
         U0_ClkDiv/CLK_FLAG_reg
         U0_ClkDiv/counter_reg[0]
         U0_ClkDiv/counter_reg[1]
         U0_ClkDiv/counter_reg[2]
         U0_ClkDiv/counter_reg[3]
         U0_ClkDiv/counter_reg[4]
         U0_ClkDiv/counter_reg[5]
         U0_ClkDiv/counter_reg[6]
         U0_ClkDiv/div_clk_reg
         U1_ClkDiv/counter_reg[7]
         U1_ClkDiv/counter_reg[0]
         U1_ClkDiv/counter_reg[1]
         U1_ClkDiv/counter_reg[2]
         U1_ClkDiv/counter_reg[3]
         U1_ClkDiv/counter_reg[4]
         U1_ClkDiv/counter_reg[5]
         U1_ClkDiv/counter_reg[6]
         U1_ClkDiv/div_clk_reg
         U1_ClkDiv/CLK_FLAG_reg
         U0_SYS_CTRL/RX_P_DATA_reg_reg[6]
         U0_SYS_CTRL/RX_P_DATA_reg_reg[5]
         U0_SYS_CTRL/RX_P_DATA_reg_reg[4]
         U0_SYS_CTRL/RX_P_DATA_reg_reg[2]
         U0_SYS_CTRL/RX_P_DATA_reg_reg[1]
         U0_SYS_CTRL/RX_P_DATA_reg_reg[0]
         U0_SYS_CTRL/W_add_reg_reg[2]
         U0_SYS_CTRL/W_add_reg_reg[0]
         U0_SYS_CTRL/W_add_reg_reg[3]
         U0_SYS_CTRL/W_add_reg_reg[1]
         U0_SYS_CTRL/Current_State_reg[2]
         U0_SYS_CTRL/Current_State_reg[3]
         U0_SYS_CTRL/Current_State_reg[0]
         U0_SYS_CTRL/Current_State_reg[1]
         U0_SYS_CTRL/RX_P_DATA_reg_reg[7]
         U0_SYS_CTRL/RX_P_DATA_reg_reg[3]
         U0_RegFile/REG_FILE_reg[3][5]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/REG_FILE_reg[13][7]
         U0_RegFile/REG_FILE_reg[13][6]
         U0_RegFile/REG_FILE_reg[13][5]
         U0_RegFile/REG_FILE_reg[13][4]
         U0_RegFile/REG_FILE_reg[13][3]
         U0_RegFile/REG_FILE_reg[13][2]
         U0_RegFile/REG_FILE_reg[13][1]
         U0_RegFile/REG_FILE_reg[13][0]
         U0_RegFile/REG_FILE_reg[9][7]
         U0_RegFile/REG_FILE_reg[9][6]
         U0_RegFile/REG_FILE_reg[9][5]
         U0_RegFile/REG_FILE_reg[9][4]
         U0_RegFile/REG_FILE_reg[9][3]
         U0_RegFile/REG_FILE_reg[9][2]
         U0_RegFile/REG_FILE_reg[9][1]
         U0_RegFile/REG_FILE_reg[9][0]
         U0_RegFile/REG_FILE_reg[5][7]
         U0_RegFile/REG_FILE_reg[5][6]
         U0_RegFile/REG_FILE_reg[5][5]
         U0_RegFile/REG_FILE_reg[5][4]
         U0_RegFile/REG_FILE_reg[5][3]
         U0_RegFile/REG_FILE_reg[5][2]
         U0_RegFile/REG_FILE_reg[5][1]
         U0_RegFile/REG_FILE_reg[5][0]
         U0_RegFile/REG_FILE_reg[15][7]
         U0_RegFile/REG_FILE_reg[15][6]
         U0_RegFile/REG_FILE_reg[15][5]
         U0_RegFile/REG_FILE_reg[15][4]
         U0_RegFile/REG_FILE_reg[15][3]
         U0_RegFile/REG_FILE_reg[15][2]
         U0_RegFile/REG_FILE_reg[15][1]
         U0_RegFile/REG_FILE_reg[15][0]
         U0_RegFile/REG_FILE_reg[11][7]
         U0_RegFile/REG_FILE_reg[11][6]
         U0_RegFile/REG_FILE_reg[11][5]
         U0_RegFile/REG_FILE_reg[11][4]
         U0_RegFile/REG_FILE_reg[11][3]
         U0_RegFile/REG_FILE_reg[11][2]
         U0_RegFile/REG_FILE_reg[11][1]
         U0_RegFile/REG_FILE_reg[11][0]
         U0_RegFile/REG_FILE_reg[7][7]
         U0_RegFile/REG_FILE_reg[7][6]
         U0_RegFile/REG_FILE_reg[7][5]
         U0_RegFile/REG_FILE_reg[7][4]
         U0_RegFile/REG_FILE_reg[7][3]
         U0_RegFile/REG_FILE_reg[7][2]
         U0_RegFile/REG_FILE_reg[7][1]
         U0_RegFile/REG_FILE_reg[7][0]
         U0_RegFile/REG_FILE_reg[14][7]
         U0_RegFile/REG_FILE_reg[14][6]
         U0_RegFile/REG_FILE_reg[14][5]
         U0_RegFile/REG_FILE_reg[14][4]
         U0_RegFile/REG_FILE_reg[14][3]
         U0_RegFile/REG_FILE_reg[14][2]
         U0_RegFile/REG_FILE_reg[14][1]
         U0_RegFile/REG_FILE_reg[14][0]
         U0_RegFile/REG_FILE_reg[10][7]
         U0_RegFile/REG_FILE_reg[10][6]
         U0_RegFile/REG_FILE_reg[10][5]
         U0_RegFile/REG_FILE_reg[10][4]
         U0_RegFile/REG_FILE_reg[10][3]
         U0_RegFile/REG_FILE_reg[10][2]
         U0_RegFile/REG_FILE_reg[10][1]
         U0_RegFile/REG_FILE_reg[10][0]
         U0_RegFile/REG_FILE_reg[6][7]
         U0_RegFile/REG_FILE_reg[6][6]
         U0_RegFile/REG_FILE_reg[6][5]
         U0_RegFile/REG_FILE_reg[6][4]
         U0_RegFile/REG_FILE_reg[6][3]
         U0_RegFile/REG_FILE_reg[6][2]
         U0_RegFile/REG_FILE_reg[6][1]
         U0_RegFile/REG_FILE_reg[6][0]
         U0_RegFile/REG_FILE_reg[12][7]
         U0_RegFile/REG_FILE_reg[12][6]
         U0_RegFile/REG_FILE_reg[12][5]
         U0_RegFile/REG_FILE_reg[12][4]
         U0_RegFile/REG_FILE_reg[12][3]
         U0_RegFile/REG_FILE_reg[12][2]
         U0_RegFile/REG_FILE_reg[12][1]
         U0_RegFile/REG_FILE_reg[12][0]
         U0_RegFile/REG_FILE_reg[8][7]
         U0_RegFile/REG_FILE_reg[8][6]
         U0_RegFile/REG_FILE_reg[8][5]
         U0_RegFile/REG_FILE_reg[8][4]
         U0_RegFile/REG_FILE_reg[8][3]
         U0_RegFile/REG_FILE_reg[8][2]
         U0_RegFile/REG_FILE_reg[8][1]
         U0_RegFile/REG_FILE_reg[8][0]
         U0_RegFile/REG_FILE_reg[4][7]
         U0_RegFile/REG_FILE_reg[4][6]
         U0_RegFile/REG_FILE_reg[4][5]
         U0_RegFile/REG_FILE_reg[4][4]
         U0_RegFile/REG_FILE_reg[4][3]
         U0_RegFile/REG_FILE_reg[4][2]
         U0_RegFile/REG_FILE_reg[4][1]
         U0_RegFile/REG_FILE_reg[4][0]
         U0_RegFile/RdValid_reg
         U0_RegFile/REG_FILE_reg[3][0]
         U0_RegFile/REG_FILE_reg[3][2]
         U0_RegFile/REG_FILE_reg[3][3]
         U0_RegFile/REG_FILE_reg[3][4]
         U0_RegFile/REG_FILE_reg[3][7]
         U0_RegFile/REG_FILE_reg[3][6]
         U0_RegFile/REG_FILE_reg[2][0]
         U0_RegFile/REG_FILE_reg[2][1]
         U0_RegFile/REG_FILE_reg[3][1]
         U0_RegFile/REG_FILE_reg[2][4]
         U0_RegFile/REG_FILE_reg[2][2]
         U0_RegFile/REG_FILE_reg[2][3]
         U0_RegFile/REG_FILE_reg[2][6]
         U0_RegFile/REG_FILE_reg[0][1]
         U0_RegFile/REG_FILE_reg[0][0]
         U0_RegFile/REG_FILE_reg[0][2]
         U0_RegFile/REG_FILE_reg[0][3]
         U0_RegFile/REG_FILE_reg[0][4]
         U0_RegFile/REG_FILE_reg[0][5]
         U0_RegFile/REG_FILE_reg[0][7]
         U0_RegFile/REG_FILE_reg[0][6]
         U0_RegFile/REG_FILE_reg[1][7]
         U0_RegFile/REG_FILE_reg[1][6]
         U0_RegFile/REG_FILE_reg[1][5]
         U0_RegFile/REG_FILE_reg[1][4]
         U0_RegFile/REG_FILE_reg[1][1]
         U0_RegFile/REG_FILE_reg[1][3]
         U0_RegFile/REG_FILE_reg[1][2]
         U0_RegFile/REG_FILE_reg[2][5]
         U0_RegFile/REG_FILE_reg[1][0]
         U0_RegFile/REG_FILE_reg[2][7]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/ALU_OUT_reg[0]
         U0_ALU/OUT_VALID_reg
         U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_0_reg
         U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_1_reg
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[5][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[1][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[7][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[3][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[6][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[2][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[4][0]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][7]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][6]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][5]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][4]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][3]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][2]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][1]
         U0_ASYNC_FIFO/U_FIFO_MEM/FIFO_MEM_reg[0][0]
         U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[2][1]
         U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[1][1]
         U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[0][1]
         U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[3][0]
         U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[2][0]
         U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[1][0]
         U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[0][0]
         U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[3][1]
         U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[1][1]
         U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[0][1]
         U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[3][1]
         U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[2][1]
         U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[3][0]
         U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[2][0]
         U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[1][0]
         U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[0][0]
         U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]
         U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[2]
         U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[3]
         U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[2]
         U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[1]
         U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[0]
         U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[1]
         U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[0]
         U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]
         U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[2]
         U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]
         U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[3]
         U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[2]
         U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[1]
         U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[0]
         U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[1]
         U0_UART/TX_UNIT/parity_calc/Par_bit_reg
         U0_UART/TX_UNIT/FSM/Current_state_reg[1]
         U0_UART/TX_UNIT/FSM/Current_state_reg[0]
         U0_UART/TX_UNIT/FSM/Current_state_reg[2]
         U0_UART/TX_UNIT/SER/ser_done_reg
         U0_UART/TX_UNIT/SER/P_DATA_reg_reg[5]
         U0_UART/TX_UNIT/SER/P_DATA_reg_reg[1]
         U0_UART/TX_UNIT/SER/P_DATA_reg_reg[7]
         U0_UART/TX_UNIT/SER/P_DATA_reg_reg[3]
         U0_UART/TX_UNIT/SER/P_DATA_reg_reg[6]
         U0_UART/TX_UNIT/SER/P_DATA_reg_reg[2]
         U0_UART/TX_UNIT/SER/P_DATA_reg_reg[4]
         U0_UART/TX_UNIT/SER/P_DATA_reg_reg[0]
         U0_UART/TX_UNIT/SER/counter_reg[2]
         U0_UART/TX_UNIT/SER/counter_reg[0]
         U0_UART/TX_UNIT/SER/ser_data_reg
         U0_UART/TX_UNIT/SER/counter_reg[1]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[5]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[4]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[1]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[0]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[7]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[6]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[3]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[2]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg[5]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg[1]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg[4]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg[0]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg[7]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg[3]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg[6]
         U0_UART/RX_UNIT/U_desrial/P_DATA_reg[2]
         U0_UART/RX_UNIT/U_desrial/counter_reg[3]
         U0_UART/RX_UNIT/U_desrial/counter_reg[1]
         U0_UART/RX_UNIT/U_desrial/counter_reg[2]
         U0_UART/RX_UNIT/U_desrial/counter_reg[0]
         U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[3]
         U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[2]
         U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[1]
         U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[0]
         U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[4]
         U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[1]
         U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[0]
         U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[3]
         U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[2]
         U0_UART/RX_UNIT/U_sampler/sampled_data_reg[1]
         U0_UART/RX_UNIT/U_sampler/sampled_data_reg[0]
         U0_UART/RX_UNIT/U_sampler/counter_reg[1]
         U0_UART/RX_UNIT/U_sampler/counter_reg[0]
         U0_UART/RX_UNIT/U_sampler/sampled_bit_reg
         U0_UART/RX_UNIT/U_Par_check/parity_error_reg
         U0_UART/RX_UNIT/U_start_chk/start_glitch_reg
         U0_UART/RX_UNIT/U_stop_chk/stop_error_reg
         U0_UART/RX_UNIT/U_FSM/Current_state_reg[0]
         U0_UART/RX_UNIT/U_FSM/Current_state_reg[2]
         U0_UART/RX_UNIT/U_FSM/Current_state_reg[1]
         U1_RST_SYNC/RST_reg_reg[0]
         U1_RST_SYNC/RST_reg_reg[1]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 15710 faults were added to fault list.
 Begin deterministic ATPG: #uncollapsed_faults=12420, abort_limit=10...
 0            7093   5327         0/0/0    65.38%      0.00
 0            1668   3657         1/0/0    76.10%      0.00
 0             677   2980         1/0/0    80.45%      0.00
 0             583   2397         1/0/0    84.19%      0.00
 0             440   1956         2/0/0    87.02%      0.00
 0             318   1635         4/0/0    89.08%      0.00
 0             277   1355         6/0/0    90.88%      0.00
 0             178   1172         9/0/0    92.05%      0.00
 0             141   1024        11/0/0    93.00%      0.00
 0             185    836        13/0/0    94.21%      0.07
 0             117    717        15/0/0    94.97%      0.07
 0             192    520        20/0/0    96.24%      0.07
 0             102    412        24/0/1    96.93%      0.07
 0             118    288        28/0/1    97.73%      0.07
 0              58    225        32/0/1    98.14%      0.07
 0              84    134        36/1/1    98.71%      0.07
 0              51     69        46/1/3    99.13%      0.07
 0              37     21        54/1/4    99.44%      0.07
 0              12      9        54/1/4    99.52%      0.07
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      15418
 Possibly detected                PT          1
 Undetectable                     UD        217
 ATPG untestable                  AU         66
 Not detected                     ND          8
 -----------------------------------------------
 total faults                             15710
 test coverage                            99.52%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
