
;; Function double scaledL1dist(double*, double*, int) (_Z12scaledL1distPdS_i)


Basic block 0:

Basic block 1:

Basic block 2:
Discarding chain xmm0 at insn 64 (terminate_all_read)

Basic block 3:

Basic block 4:

Basic block 5:

Basic block 6:

Basic block 7:

Basic block 8:

Basic block 9:

Basic block 10:

Basic block 11:
Closing chain xmm0 at insn 109 (terminate_dead)
Register xmm0 (1): 106 [SSE_REGS] 107 [SSE_REGS] 107 [SSE_REGS] 446 [SSE_REGS] 446 [SSE_REGS] 109 [SSE_REGS]
Register xmm0 in insn 109; no available better choice

Basic block 12:
Closing chain xmm0 at insn 132 (terminate_dead)
Register xmm0 (1): 129 [SSE_REGS] 130 [SSE_REGS] 130 [SSE_REGS] 445 [SSE_REGS] 445 [SSE_REGS] 132 [SSE_REGS]
Register xmm0 in insn 132, renamed as xmm3

Basic block 13:
Closing chain xmm0 at insn 155 (terminate_dead)
Register xmm0 (1): 152 [SSE_REGS] 153 [SSE_REGS] 153 [SSE_REGS] 444 [SSE_REGS] 444 [SSE_REGS] 155 [SSE_REGS]
Register xmm0 in insn 155, renamed as xmm4

Basic block 14:
Closing chain xmm0 at insn 178 (terminate_dead)
Register xmm0 (1): 175 [SSE_REGS] 176 [SSE_REGS] 176 [SSE_REGS] 443 [SSE_REGS] 443 [SSE_REGS] 178 [SSE_REGS]
Register xmm0 in insn 178, renamed as xmm5

Basic block 15:
Closing chain xmm0 at insn 201 (terminate_dead)
Register xmm0 (1): 198 [SSE_REGS] 199 [SSE_REGS] 199 [SSE_REGS] 442 [SSE_REGS] 442 [SSE_REGS] 201 [SSE_REGS]
Register xmm0 in insn 201, renamed as xmm6

Basic block 16:
Closing chain xmm0 at insn 224 (terminate_dead)
Register xmm0 (1): 221 [SSE_REGS] 222 [SSE_REGS] 222 [SSE_REGS] 441 [SSE_REGS] 441 [SSE_REGS] 224 [SSE_REGS]
Register xmm0 in insn 224, renamed as xmm7

Basic block 17:
Closing chain xmm0 at insn 247 (terminate_dead)
Register xmm0 (1): 244 [SSE_REGS] 245 [SSE_REGS] 245 [SSE_REGS] 440 [SSE_REGS] 440 [SSE_REGS] 247 [SSE_REGS]
Register xmm0 in insn 247, renamed as xmm8

Basic block 18:
Closing chain xmm0 at insn 38 (terminate_dead)
Closing chain xmm0 at insn 270 (terminate_dead)
Closing chain xmm0 at insn 288 (terminate_dead)
Closing chain xmm0 at insn 306 (terminate_dead)
Closing chain xmm0 at insn 324 (terminate_dead)
Closing chain xmm0 at insn 342 (terminate_dead)
Closing chain xmm0 at insn 360 (terminate_dead)
Closing chain xmm0 at insn 378 (terminate_dead)
Register xmm0 (1): 375 [SSE_REGS] 376 [SSE_REGS] 376 [SSE_REGS] 439 [SSE_REGS] 439 [SSE_REGS] 378 [SSE_REGS]
Register xmm0 (1): 357 [SSE_REGS] 358 [SSE_REGS] 358 [SSE_REGS] 438 [SSE_REGS] 438 [SSE_REGS] 360 [SSE_REGS]
Register xmm0 (1): 339 [SSE_REGS] 340 [SSE_REGS] 340 [SSE_REGS] 437 [SSE_REGS] 437 [SSE_REGS] 342 [SSE_REGS]
Register xmm0 (1): 321 [SSE_REGS] 322 [SSE_REGS] 322 [SSE_REGS] 436 [SSE_REGS] 436 [SSE_REGS] 324 [SSE_REGS]
Register xmm0 (1): 303 [SSE_REGS] 304 [SSE_REGS] 304 [SSE_REGS] 435 [SSE_REGS] 435 [SSE_REGS] 306 [SSE_REGS]
Register xmm0 (1): 285 [SSE_REGS] 286 [SSE_REGS] 286 [SSE_REGS] 434 [SSE_REGS] 434 [SSE_REGS] 288 [SSE_REGS]
Register xmm0 (1): 267 [SSE_REGS] 268 [SSE_REGS] 268 [SSE_REGS] 433 [SSE_REGS] 433 [SSE_REGS] 270 [SSE_REGS]
Register xmm0 (1): 34 [SSE_REGS] 35 [SSE_REGS] 35 [SSE_REGS] 432 [SSE_REGS] 432 [SSE_REGS] 38 [SSE_REGS]
Register xmm0 in insn 378, renamed as xmm9
Register xmm0 in insn 360, renamed as xmm10
Register xmm0 in insn 342, renamed as xmm11
Register xmm0 in insn 324, renamed as xmm12
Register xmm0 in insn 306, renamed as xmm13
Register xmm0 in insn 288, renamed as xmm14
Register xmm0 in insn 270, renamed as xmm15
Register xmm0 in insn 38; no available better choice

Basic block 19:

(note:HI 1 0 14 ("./StatUtilities.cc") 65)

;; Start of basic block 0, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp]
(note:HI 14 1 451 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 451 14 12 0 NOTE_INSN_PROLOGUE_END)

(note:HI 12 451 16 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 16 12 17 0 ("./StatUtilities.cc") 69)

(insn:HI 17 16 18 0 ./StatUtilities.cc:69 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 1 dx [orig:69 n ] [69])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (insn_list:REG_DEP_TRUE 11 (nil))
    (nil))

(jump_insn:HI 18 17 20 0 ./StatUtilities.cc:69 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 17 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 0, registers live:
 1 [dx] 4 [si] 5 [di] 7 [sp]

;; Start of basic block 1, registers live: 7 [sp]
(note:HI 20 18 450 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn 450 20 452 1 ./StatUtilities.cc:69 (set (reg:DF 21 xmm0 [orig:63 prephitmp.127 ] [63])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))

(jump_insn 452 450 406 1 (return) 562 {return_internal} (nil)
    (nil))
;; End of basic block 1, registers live:
 7 [sp] 21 [xmm0]

(barrier:HI 406 452 68)

(note:HI 68 406 69 NOTE_INSN_LOOP_BEG)

(note:HI 69 68 418 NOTE_INSN_LOOP_END)

;; Start of basic block 2, registers live: 7 [sp] 22 [xmm1]
(code_label:HI 418 69 79 2 34 "" [3 uses])

(note:HI 79 418 46 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 46 79 431 2 NOTE_INSN_DELETED)

(insn 431 46 47 2 ./StatUtilities.cc:69 (set (reg:DF 21 xmm0 [orig:63 prephitmp.127 ] [63])
        (reg/v:DF 22 xmm1 [orig:91 delta ] [91])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (nil)))

(insn:HI 47 431 48 2 ./StatUtilities.cc:69 (set (reg:DF 21 xmm0 [orig:63 prephitmp.127 ] [63])
        (mult:DF (reg:DF 21 xmm0 [orig:63 prephitmp.127 ] [63])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [2 S8 A64]))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(note:HI 48 47 49 2 NOTE_INSN_DELETED)

(insn:HI 49 48 55 2 ./StatUtilities.cc:69 (set (reg:DF 21 xmm0 [orig:63 prephitmp.127 ] [63])
        (mult:DF (reg:DF 21 xmm0 [orig:63 prephitmp.127 ] [63])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [2 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 47 (nil))
    (nil))

(note:HI 55 49 56 2 NOTE_INSN_FUNCTION_END)

(note:HI 56 55 64 2 ("./StatUtilities.cc") 73)

(insn 64 56 85 2 ./StatUtilities.cc:73 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 58 (nil))
    (nil))

(note:HI 85 64 86 2 ("./StatUtilities.cc") 65)

(note:HI 86 85 91 2 ("./StatUtilities.cc") 70)

(note:HI 91 86 104 2 ("./StatUtilities.cc") 69)

(note:HI 104 91 105 2 ("./StatUtilities.cc") 65)

(note:HI 105 104 110 2 ("./StatUtilities.cc") 70)

(note:HI 110 105 127 2 ("./StatUtilities.cc") 69)

(note:HI 127 110 128 2 ("./StatUtilities.cc") 65)

(note:HI 128 127 133 2 ("./StatUtilities.cc") 70)

(note:HI 133 128 150 2 ("./StatUtilities.cc") 69)

(note:HI 150 133 151 2 ("./StatUtilities.cc") 65)

(note:HI 151 150 156 2 ("./StatUtilities.cc") 70)

(note:HI 156 151 173 2 ("./StatUtilities.cc") 69)

(note:HI 173 156 174 2 ("./StatUtilities.cc") 65)

(note:HI 174 173 179 2 ("./StatUtilities.cc") 70)

(note:HI 179 174 196 2 ("./StatUtilities.cc") 69)

(note:HI 196 179 197 2 ("./StatUtilities.cc") 65)

(note:HI 197 196 202 2 ("./StatUtilities.cc") 70)

(note:HI 202 197 219 2 ("./StatUtilities.cc") 69)

(note:HI 219 202 220 2 ("./StatUtilities.cc") 65)

(note:HI 220 219 225 2 ("./StatUtilities.cc") 70)

(note:HI 225 220 242 2 ("./StatUtilities.cc") 69)

(note:HI 242 225 243 2 ("./StatUtilities.cc") 65)

(note:HI 243 242 248 2 ("./StatUtilities.cc") 70)

(note:HI 248 243 31 2 ("./StatUtilities.cc") 69)

(note:HI 31 248 33 2 ("./StatUtilities.cc") 65)

(note:HI 33 31 39 2 ("./StatUtilities.cc") 70)

(note:HI 39 33 265 2 ("./StatUtilities.cc") 69)

(note:HI 265 39 266 2 ("./StatUtilities.cc") 65)

(note:HI 266 265 271 2 ("./StatUtilities.cc") 70)

(note:HI 271 266 283 2 ("./StatUtilities.cc") 69)

(note:HI 283 271 284 2 ("./StatUtilities.cc") 65)

(note:HI 284 283 289 2 ("./StatUtilities.cc") 70)

(note:HI 289 284 301 2 ("./StatUtilities.cc") 69)

(note:HI 301 289 302 2 ("./StatUtilities.cc") 65)

(note:HI 302 301 307 2 ("./StatUtilities.cc") 70)

(note:HI 307 302 319 2 ("./StatUtilities.cc") 69)

(note:HI 319 307 320 2 ("./StatUtilities.cc") 65)

(note:HI 320 319 325 2 ("./StatUtilities.cc") 70)

(note:HI 325 320 337 2 ("./StatUtilities.cc") 69)

(note:HI 337 325 338 2 ("./StatUtilities.cc") 65)

(note:HI 338 337 343 2 ("./StatUtilities.cc") 70)

(note:HI 343 338 355 2 ("./StatUtilities.cc") 69)

(note:HI 355 343 356 2 ("./StatUtilities.cc") 65)

(note:HI 356 355 361 2 ("./StatUtilities.cc") 70)

(note:HI 361 356 373 2 ("./StatUtilities.cc") 69)

(note:HI 373 361 374 2 ("./StatUtilities.cc") 65)

(note:HI 374 373 379 2 ("./StatUtilities.cc") 70)

(note:HI 379 374 454 2 ("./StatUtilities.cc") 69)

(jump_insn 454 379 453 2 ./StatUtilities.cc:73 (return) 562 {return_internal} (nil)
    (nil))
;; End of basic block 2, registers live:
 7 [sp] 21 [xmm0]

(barrier 453 454 24)

;; Start of basic block 3, registers live: 1 [dx] 4 [si] 5 [di] 7 [sp]
(code_label:HI 24 453 25 3 2 "" [1 uses])

(note:HI 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 26 25 447 3 NOTE_INSN_DELETED)

(insn 447 26 80 3 (set (reg:V2DF 23 xmm2 [78])
        (vec_concat:V2DF (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [2 S8 A128])
            (const_double:DF 0.0 [0x0.0p+0]))) 1088 {*vec_concatv2df} (nil)
    (nil))

(note:HI 80 447 448 3 NOTE_INSN_DELETED)

(insn 448 80 82 3 (set (reg:SI 2 cx [83])
        (subreg:SI (plus:DI (reg:DI 1 dx [orig:69 n ] [69])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 82 448 87 3 (parallel [
            (set (reg:SI 2 cx [83])
                (and:SI (reg:SI 2 cx [83])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 81 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 87 82 88 3 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (mem:DF (reg/v/f:DI 5 di [orig:67 v1 ] [67]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 88 87 449 3 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (minus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (mem:DF (reg/v/f:DI 4 si [orig:68 v2 ] [68]) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 87 (nil))
    (nil))

(insn 449 88 90 3 ./StatUtilities.cc:70 (set (reg:V2DF 22 xmm1 [orig:91 delta ] [91])
        (and:V2DF (reg:V2DF 22 xmm1 [orig:91 delta ] [91])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 90 449 92 3 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [2 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 89 (nil))
    (nil))

(insn:HI 92 90 93 3 ./StatUtilities.cc:69 (set (reg/v:SI 37 r8 [orig:86 i ] [86])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 93 92 94 3 ./StatUtilities.cc:69 (set (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 94 93 95 3 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:86 i ] [86])
            (reg/v:SI 1 dx [orig:69 n ] [69]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 92 (nil))
    (nil))

(jump_insn:HI 95 94 263 3 ./StatUtilities.cc:69 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 94 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 263 95 261 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 261 263 262 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [83])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 262 261 240 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 29)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 261 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 240 262 238 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:HI 238 240 239 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [83])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 239 238 217 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 423)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 238 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 217 239 215 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 215 217 216 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [83])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 216 215 194 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 424)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 215 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 194 216 192 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 192 194 193 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [83])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 193 192 171 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 425)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 192 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 171 193 169 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 169 171 170 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [83])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 170 169 148 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 426)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 169 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 148 170 146 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 146 148 147 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [83])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 147 146 125 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 427)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 146 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 2 [cx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 125 147 123 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 123 125 124 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 2 cx [83])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx [83])
        (nil)))

(jump_insn:HI 124 123 115 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 428)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 123 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 11, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 115 124 106 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 106 115 107 11 ./StatUtilities.cc:70 (set (reg:DF 21 xmm0 [134])
        (mem:DF (plus:DI (reg/v/f:DI 5 di [orig:67 v1 ] [67])
                (const_int 8 [0x8])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 107 106 446 11 ./StatUtilities.cc:70 (set (reg:DF 21 xmm0 [134])
        (minus:DF (reg:DF 21 xmm0 [134])
            (mem:DF (plus:DI (reg/v/f:DI 4 si [orig:68 v2 ] [68])
                    (const_int 8 [0x8])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 106 (nil))
    (nil))

(insn 446 107 109 11 ./StatUtilities.cc:70 (set (reg:V2DF 21 xmm0 [134])
        (and:V2DF (reg:V2DF 21 xmm0 [134])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 109 446 111 11 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 21 xmm0 [134]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 108 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [134])
        (nil)))

(insn:HI 111 109 112 11 ./StatUtilities.cc:69 (set (strict_low_part (reg:QI 37 r8))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:HI 112 111 428 11 ./StatUtilities.cc:69 (set (strict_low_part (reg:QI 0 ax))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 11, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 12, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(code_label:HI 428 112 138 12 40 "" [1 uses])

(note:HI 138 428 129 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 129 138 130 12 ./StatUtilities.cc:70 (set (reg:DF 24 xmm3 [137])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 v1 ] [67])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 130 129 445 12 ./StatUtilities.cc:70 (set (reg:DF 24 xmm3 [137])
        (minus:DF (reg:DF 24 xmm3 [137])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 4 si [orig:68 v2 ] [68])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 129 (nil))
    (nil))

(insn 445 130 132 12 ./StatUtilities.cc:70 (set (reg:V2DF 24 xmm3 [137])
        (and:V2DF (reg:V2DF 24 xmm3 [137])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 132 445 134 12 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 24 xmm3 [137]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 131 (nil))
    (expr_list:REG_DEAD (reg:DF 24 xmm3 [137])
        (nil)))

(insn:HI 134 132 135 12 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 37 r8 [orig:86 i ] [86])
                (plus:SI (reg/v:SI 37 r8 [orig:86 i ] [86])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 135 134 427 12 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                (plus:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 13, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(code_label:HI 427 135 161 13 39 "" [1 uses])

(note:HI 161 427 152 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 152 161 153 13 ./StatUtilities.cc:70 (set (reg:DF 25 xmm4 [140])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 v1 ] [67])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 153 152 444 13 ./StatUtilities.cc:70 (set (reg:DF 25 xmm4 [140])
        (minus:DF (reg:DF 25 xmm4 [140])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 4 si [orig:68 v2 ] [68])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 152 (nil))
    (nil))

(insn 444 153 155 13 ./StatUtilities.cc:70 (set (reg:V2DF 25 xmm4 [140])
        (and:V2DF (reg:V2DF 25 xmm4 [140])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 155 444 157 13 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 25 xmm4 [140]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 154 (nil))
    (expr_list:REG_DEAD (reg:DF 25 xmm4 [140])
        (nil)))

(insn:HI 157 155 158 13 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 37 r8 [orig:86 i ] [86])
                (plus:SI (reg/v:SI 37 r8 [orig:86 i ] [86])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 158 157 426 13 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                (plus:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 14, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(code_label:HI 426 158 184 14 38 "" [1 uses])

(note:HI 184 426 175 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 175 184 176 14 ./StatUtilities.cc:70 (set (reg:DF 26 xmm5 [143])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 v1 ] [67])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 176 175 443 14 ./StatUtilities.cc:70 (set (reg:DF 26 xmm5 [143])
        (minus:DF (reg:DF 26 xmm5 [143])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 4 si [orig:68 v2 ] [68])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 175 (nil))
    (nil))

(insn 443 176 178 14 ./StatUtilities.cc:70 (set (reg:V2DF 26 xmm5 [143])
        (and:V2DF (reg:V2DF 26 xmm5 [143])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 178 443 180 14 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 26 xmm5 [143]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 177 (nil))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [143])
        (nil)))

(insn:HI 180 178 181 14 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 37 r8 [orig:86 i ] [86])
                (plus:SI (reg/v:SI 37 r8 [orig:86 i ] [86])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 181 180 425 14 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                (plus:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 15, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(code_label:HI 425 181 207 15 37 "" [1 uses])

(note:HI 207 425 198 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 198 207 199 15 ./StatUtilities.cc:70 (set (reg:DF 27 xmm6 [146])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 v1 ] [67])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 199 198 442 15 ./StatUtilities.cc:70 (set (reg:DF 27 xmm6 [146])
        (minus:DF (reg:DF 27 xmm6 [146])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 4 si [orig:68 v2 ] [68])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 198 (nil))
    (nil))

(insn 442 199 201 15 ./StatUtilities.cc:70 (set (reg:V2DF 27 xmm6 [146])
        (and:V2DF (reg:V2DF 27 xmm6 [146])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 201 442 203 15 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 27 xmm6 [146]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 200 (nil))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [146])
        (nil)))

(insn:HI 203 201 204 15 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 37 r8 [orig:86 i ] [86])
                (plus:SI (reg/v:SI 37 r8 [orig:86 i ] [86])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 204 203 424 15 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                (plus:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 16, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(code_label:HI 424 204 230 16 36 "" [1 uses])

(note:HI 230 424 221 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 221 230 222 16 ./StatUtilities.cc:70 (set (reg:DF 28 xmm7 [149])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 v1 ] [67])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 222 221 441 16 ./StatUtilities.cc:70 (set (reg:DF 28 xmm7 [149])
        (minus:DF (reg:DF 28 xmm7 [149])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 4 si [orig:68 v2 ] [68])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 221 (nil))
    (nil))

(insn 441 222 224 16 ./StatUtilities.cc:70 (set (reg:V2DF 28 xmm7 [149])
        (and:V2DF (reg:V2DF 28 xmm7 [149])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 224 441 226 16 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 28 xmm7 [149]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 223 (nil))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [149])
        (nil)))

(insn:HI 226 224 227 16 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 37 r8 [orig:86 i ] [86])
                (plus:SI (reg/v:SI 37 r8 [orig:86 i ] [86])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 227 226 423 16 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                (plus:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 16, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 17, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(code_label:HI 423 227 253 17 35 "" [1 uses])

(note:HI 253 423 244 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 244 253 245 17 ./StatUtilities.cc:70 (set (reg:DF 45 xmm8 [152])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 v1 ] [67])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 245 244 440 17 ./StatUtilities.cc:70 (set (reg:DF 45 xmm8 [152])
        (minus:DF (reg:DF 45 xmm8 [152])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 4 si [orig:68 v2 ] [68])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 244 (nil))
    (nil))

(insn 440 245 247 17 ./StatUtilities.cc:70 (set (reg:V2DF 45 xmm8 [152])
        (and:V2DF (reg:V2DF 45 xmm8 [152])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 247 440 249 17 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 45 xmm8 [152]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 246 (nil))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [152])
        (nil)))

(insn:HI 249 247 250 17 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 37 r8 [orig:86 i ] [86])
                (plus:SI (reg/v:SI 37 r8 [orig:86 i ] [86])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 250 249 251 17 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                (plus:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 251 250 252 17 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:86 i ] [86])
            (reg/v:SI 1 dx [orig:69 n ] [69]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 249 (nil))
    (nil))

(jump_insn:HI 252 251 29 17 ./StatUtilities.cc:69 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 251 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 17, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 18, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(code_label:HI 29 252 30 18 5 "" [2 uses])

(note:HI 30 29 34 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 34 30 35 18 ./StatUtilities.cc:70 (set (reg:DF 21 xmm0 [88])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 5 di [orig:67 v1 ] [67])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 35 34 432 18 ./StatUtilities.cc:70 (set (reg:DF 21 xmm0 [88])
        (minus:DF (reg:DF 21 xmm0 [88])
            (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 4 si [orig:68 v2 ] [68])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 34 (nil))
    (nil))

(insn 432 35 38 18 ./StatUtilities.cc:70 (set (reg:V2DF 21 xmm0 [88])
        (and:V2DF (reg:V2DF 21 xmm0 [88])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 38 432 391 18 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 21 xmm0 [88]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 37 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [88])
        (nil)))

(note:HI 391 38 267 18 NOTE_INSN_DELETED)

(insn:HI 267 391 268 18 ./StatUtilities.cc:70 (set (reg:DF 52 xmm15 [94])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 5 di [orig:67 v1 ] [67]))
                (const_int 8 [0x8])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 268 267 433 18 ./StatUtilities.cc:70 (set (reg:DF 52 xmm15 [94])
        (minus:DF (reg:DF 52 xmm15 [94])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                            (const_int 8 [0x8]))
                        (reg/v/f:DI 4 si [orig:68 v2 ] [68]))
                    (const_int 8 [0x8])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 267 (nil))
    (nil))

(insn 433 268 270 18 ./StatUtilities.cc:70 (set (reg:V2DF 52 xmm15 [94])
        (and:V2DF (reg:V2DF 52 xmm15 [94])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 270 433 273 18 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 52 xmm15 [94]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 38 (insn_list:REG_DEP_TRUE 269 (nil)))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [94])
        (nil)))

(note:HI 273 270 285 18 NOTE_INSN_DELETED)

(insn:HI 285 273 286 18 ./StatUtilities.cc:70 (set (reg:DF 51 xmm14 [100])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 5 di [orig:67 v1 ] [67]))
                (const_int 16 [0x10])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 286 285 434 18 ./StatUtilities.cc:70 (set (reg:DF 51 xmm14 [100])
        (minus:DF (reg:DF 51 xmm14 [100])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                            (const_int 8 [0x8]))
                        (reg/v/f:DI 4 si [orig:68 v2 ] [68]))
                    (const_int 16 [0x10])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 285 (nil))
    (nil))

(insn 434 286 288 18 ./StatUtilities.cc:70 (set (reg:V2DF 51 xmm14 [100])
        (and:V2DF (reg:V2DF 51 xmm14 [100])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 288 434 291 18 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 51 xmm14 [100]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 270 (insn_list:REG_DEP_TRUE 287 (nil)))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [100])
        (nil)))

(note:HI 291 288 303 18 NOTE_INSN_DELETED)

(insn:HI 303 291 304 18 ./StatUtilities.cc:70 (set (reg:DF 50 xmm13 [106])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 5 di [orig:67 v1 ] [67]))
                (const_int 24 [0x18])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 304 303 435 18 ./StatUtilities.cc:70 (set (reg:DF 50 xmm13 [106])
        (minus:DF (reg:DF 50 xmm13 [106])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                            (const_int 8 [0x8]))
                        (reg/v/f:DI 4 si [orig:68 v2 ] [68]))
                    (const_int 24 [0x18])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 303 (nil))
    (nil))

(insn 435 304 306 18 ./StatUtilities.cc:70 (set (reg:V2DF 50 xmm13 [106])
        (and:V2DF (reg:V2DF 50 xmm13 [106])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 306 435 309 18 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 50 xmm13 [106]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 288 (insn_list:REG_DEP_TRUE 305 (nil)))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [106])
        (nil)))

(note:HI 309 306 321 18 NOTE_INSN_DELETED)

(insn:HI 321 309 322 18 ./StatUtilities.cc:70 (set (reg:DF 49 xmm12 [112])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 5 di [orig:67 v1 ] [67]))
                (const_int 32 [0x20])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 322 321 436 18 ./StatUtilities.cc:70 (set (reg:DF 49 xmm12 [112])
        (minus:DF (reg:DF 49 xmm12 [112])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                            (const_int 8 [0x8]))
                        (reg/v/f:DI 4 si [orig:68 v2 ] [68]))
                    (const_int 32 [0x20])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 321 (nil))
    (nil))

(insn 436 322 324 18 ./StatUtilities.cc:70 (set (reg:V2DF 49 xmm12 [112])
        (and:V2DF (reg:V2DF 49 xmm12 [112])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 324 436 327 18 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 49 xmm12 [112]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 306 (insn_list:REG_DEP_TRUE 323 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [112])
        (nil)))

(note:HI 327 324 339 18 NOTE_INSN_DELETED)

(insn:HI 339 327 340 18 ./StatUtilities.cc:70 (set (reg:DF 48 xmm11 [118])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 5 di [orig:67 v1 ] [67]))
                (const_int 40 [0x28])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 340 339 437 18 ./StatUtilities.cc:70 (set (reg:DF 48 xmm11 [118])
        (minus:DF (reg:DF 48 xmm11 [118])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                            (const_int 8 [0x8]))
                        (reg/v/f:DI 4 si [orig:68 v2 ] [68]))
                    (const_int 40 [0x28])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 339 (nil))
    (nil))

(insn 437 340 342 18 ./StatUtilities.cc:70 (set (reg:V2DF 48 xmm11 [118])
        (and:V2DF (reg:V2DF 48 xmm11 [118])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 342 437 345 18 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 48 xmm11 [118]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 324 (insn_list:REG_DEP_TRUE 341 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [118])
        (nil)))

(note:HI 345 342 357 18 NOTE_INSN_DELETED)

(insn:HI 357 345 358 18 ./StatUtilities.cc:70 (set (reg:DF 47 xmm10 [124])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 5 di [orig:67 v1 ] [67]))
                (const_int 48 [0x30])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 358 357 438 18 ./StatUtilities.cc:70 (set (reg:DF 47 xmm10 [124])
        (minus:DF (reg:DF 47 xmm10 [124])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                            (const_int 8 [0x8]))
                        (reg/v/f:DI 4 si [orig:68 v2 ] [68]))
                    (const_int 48 [0x30])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 357 (nil))
    (nil))

(insn 438 358 360 18 ./StatUtilities.cc:70 (set (reg:V2DF 47 xmm10 [124])
        (and:V2DF (reg:V2DF 47 xmm10 [124])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 360 438 363 18 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 47 xmm10 [124]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 342 (insn_list:REG_DEP_TRUE 359 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [124])
        (nil)))

(note:HI 363 360 375 18 NOTE_INSN_DELETED)

(insn:HI 375 363 376 18 ./StatUtilities.cc:70 (set (reg:DF 46 xmm9 [130])
        (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 5 di [orig:67 v1 ] [67]))
                (const_int 56 [0x38])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 376 375 439 18 ./StatUtilities.cc:70 (set (reg:DF 46 xmm9 [130])
        (minus:DF (reg:DF 46 xmm9 [130])
            (mem:DF (plus:DI (plus:DI (mult:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                            (const_int 8 [0x8]))
                        (reg/v/f:DI 4 si [orig:68 v2 ] [68]))
                    (const_int 56 [0x38])) [2 S8 A64]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 375 (nil))
    (nil))

(insn 439 376 378 18 ./StatUtilities.cc:70 (set (reg:V2DF 46 xmm9 [130])
        (and:V2DF (reg:V2DF 46 xmm9 [130])
            (reg:V2DF 23 xmm2 [78]))) 1050 {*andv2df3} (nil)
    (nil))

(insn:HI 378 439 380 18 ./StatUtilities.cc:70 (set (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
        (plus:DF (reg/v:DF 22 xmm1 [orig:91 delta ] [91])
            (reg:DF 46 xmm9 [130]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 360 (insn_list:REG_DEP_TRUE 377 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [130])
        (nil)))

(insn:HI 380 378 381 18 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 37 r8 [orig:86 i ] [86])
                (plus:SI (reg/v:SI 37 r8 [orig:86 i ] [86])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 381 380 382 18 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                (plus:DI (reg:DI 0 ax [orig:87 ivtmp.130 ] [87])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 382 381 383 18 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:86 i ] [86])
            (reg/v:SI 1 dx [orig:69 n ] [69]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 380 (nil))
    (nil))

(jump_insn:HI 383 382 388 18 ./StatUtilities.cc:69 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 382 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 18, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

;; Start of basic block 19, registers live: 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]
(note:HI 388 383 421 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 421 388 422 19 (set (pc)
        (label_ref 29)) 548 {jump} (nil)
    (nil))
;; End of basic block 19, registers live:
 0 [ax] 1 [dx] 4 [si] 5 [di] 7 [sp] 22 [xmm1] 23 [xmm2] 37 [r8]

(barrier:HI 422 421 430)

(note 430 422 0 NOTE_INSN_DELETED)


;; Function void __static_initialization_and_destruction_0(int, int) (_Z41__static_initialization_and_destruction_0ii)


Basic block 0:

Basic block 1:

Basic block 2:
Discarding chain di at insn 20 (terminate_all_read)
Discarding chain di at insn 24 (terminate_all_read)
Discarding chain si at insn 24 (terminate_all_read)
Discarding chain dx at insn 24 (terminate_all_read)

Basic block 3:

(note:HI 1 0 7 ("./StatUtilities.cc") 85)

;; Start of basic block 0, registers live: 4 [si] 5 [di] 7 [sp]
(note:HI 7 1 39 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn/f 39 7 40 0 ./StatUtilities.cc:85 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 40 39 5 0 NOTE_INSN_PROLOGUE_END)

(note:HI 5 40 9 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 9 5 47 0 ("./StatUtilities.cc") 85)

(insn 47 9 11 0 ./StatUtilities.cc:85 (parallel [
            (set (reg:CCZ 17 flags)
                (compare:CCZ (reg/v:SI 5 di [orig:58 __initialize_p ] [58])
                    (const_int 1 [0x1])))
            (clobber (reg/v:SI 5 di [orig:58 __initialize_p ] [58]))
        ]) 214 {*addsi_4} (nil)
    (expr_list:REG_DEAD (reg/v:SI 5 di [orig:58 __initialize_p ] [58])
        (expr_list:REG_UNUSED (reg/v:SI 5 di [orig:58 __initialize_p ] [58])
            (nil))))

(jump_insn:HI 11 47 13 0 ./StatUtilities.cc:85 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 10 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5467 [0x155b])
            (nil))))
;; End of basic block 0, registers live:
 4 [si] 7 [sp]

;; Start of basic block 1, registers live: 4 [si] 7 [sp]
(note:HI 13 11 14 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:HI 14 13 15 1 ./StatUtilities.cc:85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 4 si [orig:59 __priority ] [59])
            (const_int 65535 [0xffff]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg/v:SI 4 si [orig:59 __priority ] [59])
        (nil)))

(jump_insn:HI 15 14 18 1 ./StatUtilities.cc:85 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 14 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 7378 [0x1cd2])
            (nil))))
;; End of basic block 1, registers live:
 7 [sp]

(note:HI 18 15 17 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream") 76)

;; Start of basic block 2, registers live: 7 [sp]
(note:HI 17 18 19 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:HI 19 17 20 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZSt8__ioinit") [flags 0x2] <var_decl 0x2b096de7aa50 __ioinit>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn:HI 20 19 21 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitC1Ev") [flags 0x41] <function_decl 0x2b096d635f00 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 19 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 21 20 46 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x40] <var_decl 0x2b096e0fff20 __dso_handle>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 46 21 23 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (parallel [
            (set (reg:DI 4 si)
                (const_int 0 [0x0]))
            (clobber (reg:CC 17 flags))
        ]) 78 {*movdi_xor_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 23 46 45 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 5 di)
        (symbol_ref:DI ("__tcf_0") [flags 0x3] <function_decl 0x2b096e0e8e00 __tcf_0>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 45 23 24 2 ./StatUtilities.cc:85 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn/j:HI 24 45 25 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41] <function_decl 0x2b096e0e8f00 __cxa_atexit>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 21 (insn_list:REG_DEP_TRUE 22 (insn_list:REG_DEP_TRUE 23 (nil))))
    (expr_list:REG_DEAD (reg:DI 1 dx)
        (expr_list:REG_DEAD (reg:DI 4 si)
            (expr_list:REG_DEAD (reg:DI 5 di)
                (expr_list:REG_UNUSED (reg:SI 0 ax)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 2, registers live:
 7 [sp]

(barrier:HI 25 24 28)

(note:HI 28 25 29 NOTE_INSN_FUNCTION_END)

(note:HI 29 28 33 ("./StatUtilities.cc") 85)

;; Start of basic block 3, registers live: 7 [sp]
(code_label:HI 33 29 36 3 47 "" [2 uses])

(note:HI 36 33 41 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 41 36 42 3 NOTE_INSN_EPILOGUE_BEG)

(insn 42 41 43 3 ./StatUtilities.cc:85 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn 43 42 44 3 ./StatUtilities.cc:85 (return) 562 {return_internal} (nil)
    (nil))
;; End of basic block 3, registers live:
 7 [sp]

(barrier 44 43 38)

(note 38 44 0 NOTE_INSN_DELETED)


;; Function (static initializers for ./StatUtilities.cc) (_GLOBAL__I__Z3covPdS_i)


Basic block 0:
Discarding chain di at insn 10 (terminate_all_read)
Discarding chain si at insn 10 (terminate_all_read)

(note:HI 1 0 3 ("./StatUtilities.cc") 86)

(note:HI 3 1 6 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block 0, registers live: 7 [sp]
(note:HI 6 3 23 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 23 6 7 0 NOTE_INSN_PROLOGUE_END)

(note:HI 7 23 8 0 ("./StatUtilities.cc") 86)

(insn:HI 8 7 9 0 ./StatUtilities.cc:86 (set (reg:SI 4 si)
        (const_int 65535 [0xffff])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 9 8 10 0 ./StatUtilities.cc:86 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(call_insn/j:HI 10 9 11 0 ./StatUtilities.cc:86 (call (mem:QI (symbol_ref:DI ("_Z41__static_initialization_and_destruction_0ii") [flags 0x3] <function_decl 0x2b096e0e8d00 __static_initialization_and_destruction_0>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 8 (insn_list:REG_DEP_TRUE 9 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si)
        (expr_list:REG_DEAD (reg:SI 5 di)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (nil))))
;; End of basic block 0, registers live:
 7 [sp]

(barrier:HI 11 10 12)

(note:HI 12 11 22 NOTE_INSN_FUNCTION_END)

(note 22 12 0 NOTE_INSN_DELETED)


;; Function void __tcf_0(void*) (__tcf_0)


Basic block 0:
Discarding chain di at insn 10 (terminate_all_read)

(note:HI 1 0 4 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream") 76)

(note:HI 4 1 6 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block 0, registers live: 7 [sp]
(note:HI 6 4 23 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note 23 6 8 0 NOTE_INSN_PROLOGUE_END)

(note:HI 8 23 9 0 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream") 76)

(insn:HI 9 8 10 0 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZSt8__ioinit") [flags 0x2] <var_decl 0x2b096de7aa50 __ioinit>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn/j:HI 10 9 11 0 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41] <function_decl 0x2b096d63f100 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (insn_list:REG_DEP_TRUE 9 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 0, registers live:
 7 [sp]

(barrier:HI 11 10 12)

(note:HI 12 11 22 NOTE_INSN_FUNCTION_END)

(note 22 12 0 NOTE_INSN_DELETED)


;; Function double* doubleCol(double**, int, int) (_Z9doubleColPPdii)


Basic block 0:
Discarding chain di at insn 14 (terminate_all_read)

Basic block 1:
Discarding chain ax at insn 52 (terminate_all_read)

Basic block 2:
Closing chain ax at insn 424 (terminate_dead)
Closing chain ax at insn 426 (terminate_write)
Closing chain ax at insn 427 (terminate_dead)
Register ax (1): 426 [GENERAL_REGS] 427 [GENERAL_REGS]
Register ax (1): 71 [GENERAL_REGS] 426 [INDEX_REGS]
Register ax (1): 23 [GENERAL_REGS] 424 [GENERAL_REGS]
Register ax in insn 427; no available better choice
Register ax in insn 426, renamed as cx
Register ax in insn 424, renamed as dx

Basic block 3:

Basic block 4:

Basic block 5:

Basic block 6:

Basic block 7:

Basic block 8:

Basic block 9:

Basic block 10:
Closing chain ax at insn 422 (terminate_write)
Closing chain ax at insn 423 (terminate_dead)
Register ax (1): 422 [GENERAL_REGS] 423 [GENERAL_REGS]
Register ax (1): 88 [GENERAL_REGS] 422 [INDEX_REGS]
Register ax in insn 423, renamed as bp
Register ax in insn 422, renamed as r9

Basic block 11:
Closing chain ax at insn 420 (terminate_write)
Closing chain ax at insn 421 (terminate_dead)
Register ax (1): 420 [GENERAL_REGS] 421 [GENERAL_REGS]
Register ax (1): 109 [GENERAL_REGS] 420 [INDEX_REGS]
Register ax in insn 421, renamed as r10
Register ax in insn 420, renamed as r11

Basic block 12:
Closing chain ax at insn 418 (terminate_write)
Closing chain ax at insn 419 (terminate_dead)
Register ax (1): 418 [GENERAL_REGS] 419 [GENERAL_REGS]
Register ax (1): 130 [GENERAL_REGS] 418 [INDEX_REGS]
Register ax in insn 419; no available better choice
Register ax in insn 418, renamed as dx

Basic block 13:
Closing chain ax at insn 416 (terminate_write)
Closing chain ax at insn 417 (terminate_dead)
Register ax (1): 416 [GENERAL_REGS] 417 [GENERAL_REGS]
Register ax (1): 151 [GENERAL_REGS] 416 [INDEX_REGS]
Register ax in insn 417, renamed as bp
Register ax in insn 416, renamed as r9

Basic block 14:
Closing chain ax at insn 414 (terminate_write)
Closing chain ax at insn 415 (terminate_dead)
Register ax (1): 414 [GENERAL_REGS] 415 [GENERAL_REGS]
Register ax (1): 172 [GENERAL_REGS] 414 [INDEX_REGS]
Register ax in insn 415, renamed as r10
Register ax in insn 414, renamed as r11

Basic block 15:
Closing chain ax at insn 412 (terminate_write)
Closing chain ax at insn 413 (terminate_dead)
Register ax (1): 412 [GENERAL_REGS] 413 [GENERAL_REGS]
Register ax (1): 193 [GENERAL_REGS] 412 [INDEX_REGS]
Register ax in insn 413; no available better choice
Register ax in insn 412, renamed as dx

Basic block 16:
Closing chain ax at insn 410 (terminate_write)
Closing chain ax at insn 411 (terminate_dead)
Register ax (1): 410 [GENERAL_REGS] 411 [GENERAL_REGS]
Register ax (1): 214 [GENERAL_REGS] 410 [INDEX_REGS]
Register ax in insn 411, renamed as bp
Register ax in insn 410, renamed as r9

Basic block 17:
Closing chain ax at insn 387 (terminate_write)
Closing chain ax at insn 388 (terminate_dead)
Closing chain ax at insn 390 (terminate_write)
Closing chain ax at insn 391 (terminate_dead)
Closing chain dx at insn 391 (terminate_dead)
Closing chain ax at insn 393 (terminate_write)
Closing chain ax at insn 394 (terminate_dead)
Closing chain dx at insn 394 (terminate_dead)
Closing chain ax at insn 396 (terminate_write)
Closing chain ax at insn 397 (terminate_dead)
Closing chain dx at insn 397 (terminate_dead)
Closing chain ax at insn 399 (terminate_write)
Closing chain ax at insn 400 (terminate_dead)
Closing chain dx at insn 400 (terminate_dead)
Closing chain ax at insn 402 (terminate_write)
Closing chain ax at insn 403 (terminate_dead)
Closing chain dx at insn 403 (terminate_dead)
Closing chain ax at insn 405 (terminate_write)
Closing chain ax at insn 406 (terminate_dead)
Closing chain dx at insn 406 (terminate_dead)
Closing chain ax at insn 408 (terminate_write)
Closing chain ax at insn 409 (terminate_dead)
Closing chain dx at insn 409 (terminate_dead)
Register dx (1): 407 [GENERAL_REGS] 331 [INDEX_REGS] 409 [INDEX_REGS]
Register ax (1): 408 [GENERAL_REGS] 409 [GENERAL_REGS]
Register ax (1): 331 [GENERAL_REGS] 408 [INDEX_REGS]
Register dx (1): 404 [GENERAL_REGS] 315 [INDEX_REGS] 406 [INDEX_REGS]
Register ax (1): 405 [GENERAL_REGS] 406 [GENERAL_REGS]
Register ax (1): 315 [GENERAL_REGS] 405 [INDEX_REGS]
Register dx (1): 401 [GENERAL_REGS] 299 [INDEX_REGS] 403 [INDEX_REGS]
Register ax (1): 402 [GENERAL_REGS] 403 [GENERAL_REGS]
Register ax (1): 299 [GENERAL_REGS] 402 [INDEX_REGS]
Register dx (1): 398 [GENERAL_REGS] 283 [INDEX_REGS] 400 [INDEX_REGS]
Register ax (1): 399 [GENERAL_REGS] 400 [GENERAL_REGS]
Register ax (1): 283 [GENERAL_REGS] 399 [INDEX_REGS]
Register dx (1): 395 [GENERAL_REGS] 267 [INDEX_REGS] 397 [INDEX_REGS]
Register ax (1): 396 [GENERAL_REGS] 397 [GENERAL_REGS]
Register ax (1): 267 [GENERAL_REGS] 396 [INDEX_REGS]
Register dx (1): 392 [GENERAL_REGS] 251 [INDEX_REGS] 394 [INDEX_REGS]
Register ax (1): 393 [GENERAL_REGS] 394 [GENERAL_REGS]
Register ax (1): 251 [GENERAL_REGS] 393 [INDEX_REGS]
Register dx (1): 389 [GENERAL_REGS] 235 [INDEX_REGS] 391 [INDEX_REGS]
Register ax (1): 390 [GENERAL_REGS] 391 [GENERAL_REGS]
Register ax (1): 235 [GENERAL_REGS] 390 [INDEX_REGS]
Register ax (1): 387 [GENERAL_REGS] 388 [GENERAL_REGS]
Register ax (1): 30 [GENERAL_REGS] 387 [INDEX_REGS]
Register dx in insn 409, renamed as r10
Register ax in insn 409, renamed as r11
Register ax in insn 408; no available better choice
Register dx in insn 406; no available better choice
Register ax in insn 406, renamed as bp
Register ax in insn 405, renamed as r9
Register dx in insn 403, renamed as r10
Register ax in insn 403, renamed as r11
Register ax in insn 402; no available better choice
Register dx in insn 400; no available better choice
Register ax in insn 400, renamed as bp
Register ax in insn 399, renamed as r9
Register dx in insn 397, renamed as r10
Register ax in insn 397, renamed as r11
Register ax in insn 396; no available better choice
Register dx in insn 394; no available better choice
Register ax in insn 394, renamed as bp
Register ax in insn 393, renamed as r9
Register dx in insn 391, renamed as r10
Register ax in insn 391, renamed as r11
Register ax in insn 390; no available better choice
Register ax in insn 388, renamed as dx
Register ax in insn 387, renamed as bp

Basic block 18:

insn 11: replaced reg 41 with 4


(note:HI 1 0 8 ("./StatUtilities.cc") 77)

;; Start of basic block 0, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
(note:HI 8 1 428 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn/f 428 8 429 0 ./StatUtilities.cc:77 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f 429 428 430 0 ./StatUtilities.cc:77 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f 430 429 431 0 ./StatUtilities.cc:77 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(note 431 430 3 0 NOTE_INSN_PROLOGUE_END)

(insn:HI 3 431 4 0 ./StatUtilities.cc:77 (set (reg/v/f:DI 3 bx [orig:64 x ] [64])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [ x ])
        (nil)))

(insn:HI 4 3 5 0 ./StatUtilities.cc:77 (set (reg/v:SI 41 r12 [orig:65 nRows ] [65])
        (reg:SI 4 si [ nRows ])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 5 4 6 0 ./StatUtilities.cc:77 (set (reg/v:SI 6 bp [orig:66 colIdx ] [66])
        (reg:SI 1 dx [ colIdx ])) 40 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [ colIdx ])
        (nil)))

(note:HI 6 5 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 11 0 ("./StatUtilities.cc") 79)

(insn:HI 11 10 12 0 ./StatUtilities.cc:79 (set (reg:DI 5 di [orig:67 nRows ] [67])
        (sign_extend:DI (reg:SI 4 si [orig:65 nRows ] [65]))) 115 {extendsidi2_rex64} (insn_list:REG_DEP_TRUE 4 (nil))
    (expr_list:REG_DEAD (reg:SI 4 si [orig:65 nRows ] [65])
        (nil)))

(insn:HI 12 11 14 0 ./StatUtilities.cc:79 (parallel [
            (set (reg:DI 5 di [68])
                (ashift:DI (reg:DI 5 di [orig:67 nRows ] [67])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (insn_list:REG_DEP_TRUE 11 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(call_insn:HI 14 12 15 0 ./StatUtilities.cc:79 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b096b997100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 13 (nil))
    (expr_list:REG_DEAD (reg:DI 5 di)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn:HI 15 14 18 0 ./StatUtilities.cc:79 (set (reg/f:DI 4 si [69])
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 14 (nil))
    (expr_list:REG_DEAD (reg:DI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:DI 4 si [69])
            (nil))))

(note:HI 18 15 19 0 ("./StatUtilities.cc") 81)

(insn:HI 19 18 20 0 ./StatUtilities.cc:81 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:65 nRows ] [65])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 20 19 56 0 ./StatUtilities.cc:81 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 376)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 19 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12]

(note:HI 56 20 57 NOTE_INSN_LOOP_BEG)

(note:HI 57 56 38 NOTE_INSN_LOOP_END)

;; Start of basic block 1, registers live: 4 [si] 7 [sp]
(code_label:HI 38 57 39 1 54 "" [3 uses])

(note:HI 39 38 43 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 43 39 44 1 NOTE_INSN_FUNCTION_END)

(note:HI 44 43 46 1 ("./StatUtilities.cc") 85)

(insn:HI 46 44 52 1 ./StatUtilities.cc:85 (set (reg/i:DI 0 ax [ <result> ])
        (reg/f:DI 4 si [69])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg/f:DI 4 si [69])
        (nil)))

(insn 52 46 70 1 ./StatUtilities.cc:85 (use (reg/i:DI 0 ax [ <result> ])) -1 (insn_list:REG_DEP_TRUE 46 (nil))
    (nil))

(note:HI 70 52 74 1 ("./StatUtilities.cc") 82)

(note:HI 74 70 87 1 ("./StatUtilities.cc") 81)

(note:HI 87 74 91 1 ("./StatUtilities.cc") 82)

(note:HI 91 87 108 1 ("./StatUtilities.cc") 81)

(note:HI 108 91 112 1 ("./StatUtilities.cc") 82)

(note:HI 112 108 129 1 ("./StatUtilities.cc") 81)

(note:HI 129 112 133 1 ("./StatUtilities.cc") 82)

(note:HI 133 129 150 1 ("./StatUtilities.cc") 81)

(note:HI 150 133 154 1 ("./StatUtilities.cc") 82)

(note:HI 154 150 171 1 ("./StatUtilities.cc") 81)

(note:HI 171 154 175 1 ("./StatUtilities.cc") 82)

(note:HI 175 171 192 1 ("./StatUtilities.cc") 81)

(note:HI 192 175 196 1 ("./StatUtilities.cc") 82)

(note:HI 196 192 213 1 ("./StatUtilities.cc") 81)

(note:HI 213 196 217 1 ("./StatUtilities.cc") 82)

(note:HI 217 213 29 1 ("./StatUtilities.cc") 81)

(note:HI 29 217 33 1 ("./StatUtilities.cc") 82)

(note:HI 33 29 234 1 ("./StatUtilities.cc") 81)

(note:HI 234 33 238 1 ("./StatUtilities.cc") 82)

(note:HI 238 234 250 1 ("./StatUtilities.cc") 81)

(note:HI 250 238 254 1 ("./StatUtilities.cc") 82)

(note:HI 254 250 266 1 ("./StatUtilities.cc") 81)

(note:HI 266 254 270 1 ("./StatUtilities.cc") 82)

(note:HI 270 266 282 1 ("./StatUtilities.cc") 81)

(note:HI 282 270 286 1 ("./StatUtilities.cc") 82)

(note:HI 286 282 298 1 ("./StatUtilities.cc") 81)

(note:HI 298 286 302 1 ("./StatUtilities.cc") 82)

(note:HI 302 298 314 1 ("./StatUtilities.cc") 81)

(note:HI 314 302 318 1 ("./StatUtilities.cc") 82)

(note:HI 318 314 330 1 ("./StatUtilities.cc") 81)

(note:HI 330 318 334 1 ("./StatUtilities.cc") 82)

(note:HI 334 330 432 1 ("./StatUtilities.cc") 81)

(note 432 334 433 1 NOTE_INSN_EPILOGUE_BEG)

(insn 433 432 434 1 ./StatUtilities.cc:85 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(insn 434 433 435 1 ./StatUtilities.cc:85 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(insn 435 434 436 1 ./StatUtilities.cc:85 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(jump_insn 436 435 437 1 ./StatUtilities.cc:85 (return) 562 {return_internal} (nil)
    (nil))
;; End of basic block 1, registers live:
 0 [ax] 3 [bx] 6 [bp] 7 [sp] 41 [r12]

(barrier 437 436 376)

;; Start of basic block 2, registers live: 3 [bx] 4 [si] 6 [bp] 7 [sp] 41 [r12]
(code_label:HI 376 437 22 2 84 "" [1 uses])

(note:HI 22 376 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:HI 23 22 424 2 ./StatUtilities.cc:81 (set (reg:DI 1 dx [orig:70 colIdx ] [70])
        (sign_extend:DI (reg/v:SI 6 bp [orig:66 colIdx ] [66]))) 115 {extendsidi2_rex64} (nil)
    (expr_list:REG_DEAD (reg/v:SI 6 bp [orig:66 colIdx ] [66])
        (nil)))

(insn 424 23 65 2 ./StatUtilities.cc:81 (set (reg:DI 5 di [orig:59 pretmp.244 ] [59])
        (mult:DI (reg:DI 1 dx [orig:70 colIdx ] [70])
            (const_int 8 [0x8]))) 196 {*lea_2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [orig:70 colIdx ] [70])
        (nil)))

(note:HI 65 424 425 2 NOTE_INSN_DELETED)

(insn 425 65 67 2 (set (reg:SI 1 dx [78])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:65 nRows ] [65])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 67 425 71 2 (parallel [
            (set (reg:SI 1 dx [78])
                (and:SI (reg:SI 1 dx [78])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 66 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 71 67 426 2 ./StatUtilities.cc:82 (set (reg:DI 2 cx [71])
        (mem/f:DI (reg/v/f:DI 3 bx [orig:64 x ] [64]) [5 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (reg/v/f:DI 3 bx [orig:64 x ] [64]) [5 S8 A64])
        (nil)))

(insn 426 71 427 2 ./StatUtilities.cc:82 (set (reg:DI 0 ax [72])
        (mem:DI (plus:DI (reg:DI 2 cx [71])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 2 cx [71])
        (nil)))

(insn 427 426 75 2 ./StatUtilities.cc:82 (set (mem:DI (reg/f:DI 4 si [69]) [2 S8 A64])
        (reg:DI 0 ax [72])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [72])
        (nil)))

(insn:HI 75 427 76 2 ./StatUtilities.cc:81 (set (reg/v:SI 37 r8 [orig:81 i ] [81])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 76 75 77 2 ./StatUtilities.cc:81 (set (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 77 76 78 2 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:81 i ] [81])
            (reg/v:SI 41 r12 [orig:65 nRows ] [65]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 75 (nil))
    (nil))

(jump_insn:HI 78 77 232 2 ./StatUtilities.cc:81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 38)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 77 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 2, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 3, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(note:HI 232 78 230 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:HI 230 232 231 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [78])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 231 230 211 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 27)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 230 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 3, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 4, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(note:HI 211 231 209 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 209 211 210 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [78])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 210 209 190 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 379)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 209 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 4, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 5, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(note:HI 190 210 188 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:HI 188 190 189 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [78])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 189 188 169 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 380)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 188 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 5, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 6, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(note:HI 169 189 167 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 167 169 168 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [78])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 168 167 148 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 381)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 167 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 6, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 7, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(note:HI 148 168 146 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 146 148 147 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [78])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 147 146 127 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 382)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 146 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 7, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 8, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(note:HI 127 147 125 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 125 127 126 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [78])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 126 125 106 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 383)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 125 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 8, registers live:
 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 9, registers live: 1 [dx] 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(note:HI 106 126 104 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 104 106 105 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [78])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 1 dx [78])
        (nil)))

(jump_insn:HI 105 104 96 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 384)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 104 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 10, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(note:HI 96 105 88 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 88 96 422 10 ./StatUtilities.cc:82 (set (reg:DI 38 r9 [113])
        (mem/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:64 x ] [64])
                (const_int 8 [0x8])) [5 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (reg/v/f:DI 3 bx [orig:64 x ] [64])
                (const_int 8 [0x8])) [5 S8 A64])
        (nil)))

(insn 422 88 423 10 ./StatUtilities.cc:82 (set (reg:DI 6 bp [114])
        (mem:DI (plus:DI (reg:DI 38 r9 [113])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [113])
        (nil)))

(insn 423 422 92 10 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (reg/f:DI 4 si [69])
                (const_int 8 [0x8])) [2 S8 A64])
        (reg:DI 6 bp [114])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [114])
        (nil)))

(insn:HI 92 423 93 10 ./StatUtilities.cc:81 (set (strict_low_part (reg:QI 37 r8))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:HI 93 92 384 10 ./StatUtilities.cc:81 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 10, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 11, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(code_label:HI 384 93 117 11 90 "" [1 uses])

(note:HI 117 384 109 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 109 117 420 11 ./StatUtilities.cc:82 (set (reg:DI 40 r11 [115])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 420 109 421 11 ./StatUtilities.cc:82 (set (reg:DI 39 r10 [116])
        (mem:DI (plus:DI (reg:DI 40 r11 [115])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 40 r11 [115])
        (nil)))

(insn 421 420 113 11 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 39 r10 [116])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 39 r10 [116])
        (nil)))

(insn:HI 113 421 114 11 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 i ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 114 113 383 11 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 12, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(code_label:HI 383 114 138 12 89 "" [1 uses])

(note:HI 138 383 130 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 130 138 418 12 ./StatUtilities.cc:82 (set (reg:DI 1 dx [117])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 418 130 419 12 ./StatUtilities.cc:82 (set (reg:DI 0 ax [118])
        (mem:DI (plus:DI (reg:DI 1 dx [117])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [117])
        (nil)))

(insn 419 418 134 12 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 0 ax [118])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [118])
        (nil)))

(insn:HI 134 419 135 12 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 i ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 135 134 382 12 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 13, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(code_label:HI 382 135 159 13 88 "" [1 uses])

(note:HI 159 382 151 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 151 159 416 13 ./StatUtilities.cc:82 (set (reg:DI 38 r9 [119])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 416 151 417 13 ./StatUtilities.cc:82 (set (reg:DI 6 bp [120])
        (mem:DI (plus:DI (reg:DI 38 r9 [119])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [119])
        (nil)))

(insn 417 416 155 13 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 6 bp [120])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [120])
        (nil)))

(insn:HI 155 417 156 13 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 i ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 156 155 381 13 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 14, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(code_label:HI 381 156 180 14 87 "" [1 uses])

(note:HI 180 381 172 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 172 180 414 14 ./StatUtilities.cc:82 (set (reg:DI 40 r11 [121])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 414 172 415 14 ./StatUtilities.cc:82 (set (reg:DI 39 r10 [122])
        (mem:DI (plus:DI (reg:DI 40 r11 [121])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 40 r11 [121])
        (nil)))

(insn 415 414 176 14 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 39 r10 [122])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 39 r10 [122])
        (nil)))

(insn:HI 176 415 177 14 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 i ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 177 176 380 14 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 15, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(code_label:HI 380 177 201 15 86 "" [1 uses])

(note:HI 201 380 193 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 193 201 412 15 ./StatUtilities.cc:82 (set (reg:DI 1 dx [123])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 412 193 413 15 ./StatUtilities.cc:82 (set (reg:DI 0 ax [124])
        (mem:DI (plus:DI (reg:DI 1 dx [123])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [123])
        (nil)))

(insn 413 412 197 15 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 0 ax [124])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [124])
        (nil)))

(insn:HI 197 413 198 15 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 i ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 198 197 379 15 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 16, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(code_label:HI 379 198 222 16 85 "" [1 uses])

(note:HI 222 379 214 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 214 222 410 16 ./StatUtilities.cc:82 (set (reg:DI 38 r9 [125])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 410 214 411 16 ./StatUtilities.cc:82 (set (reg:DI 6 bp [126])
        (mem:DI (plus:DI (reg:DI 38 r9 [125])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [125])
        (nil)))

(insn 411 410 218 16 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 6 bp [126])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [126])
        (nil)))

(insn:HI 218 411 219 16 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 i ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 i ] [81])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 219 218 220 16 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 220 219 221 16 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:81 i ] [81])
            (reg/v:SI 41 r12 [orig:65 nRows ] [65]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 218 (nil))
    (nil))

(jump_insn:HI 221 220 27 16 ./StatUtilities.cc:81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 38)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 220 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 16, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 17, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(code_label:HI 27 221 28 17 56 "" [2 uses])

(note:HI 28 27 30 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 30 28 387 17 ./StatUtilities.cc:82 (set (reg:DI 6 bp [83])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 387 30 388 17 ./StatUtilities.cc:82 (set (reg:DI 1 dx [84])
        (mem:DI (plus:DI (reg:DI 6 bp [83])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [83])
        (nil)))

(insn 388 387 389 17 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 1 dx [84])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 1 dx [84])
        (nil)))

(insn 389 388 235 17 ./StatUtilities.cc:81 (set (reg:DI 39 r10 [79])
        (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 235 389 390 17 ./StatUtilities.cc:82 (set (reg:DI 0 ax [87])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 39 r10 [79])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 346 (nil))
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 1 dx [79])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 390 235 391 17 ./StatUtilities.cc:82 (set (reg:DI 40 r11 [88])
        (mem:DI (plus:DI (reg:DI 0 ax [87])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [87])
        (nil)))

(insn 391 390 392 17 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [79])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 40 r11 [88])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 40 r11 [88])
        (expr_list:REG_DEAD (reg:DI 39 r10 [79])
            (nil))))

(insn 392 391 251 17 ./StatUtilities.cc:81 (set (reg:DI 1 dx [orig:90 ivtmp.247 ] [90])
        (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 251 392 393 17 ./StatUtilities.cc:82 (set (reg:DI 38 r9 [91])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:90 ivtmp.247 ] [90])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 240 (nil))
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:90 ivtmp.247 ] [90])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 393 251 394 17 ./StatUtilities.cc:82 (set (reg:DI 6 bp [92])
        (mem:DI (plus:DI (reg:DI 38 r9 [91])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [91])
        (nil)))

(insn 394 393 395 17 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:90 ivtmp.247 ] [90])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 6 bp [92])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [92])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:90 ivtmp.247 ] [90])
            (nil))))

(insn 395 394 267 17 ./StatUtilities.cc:81 (set (reg:DI 39 r10 [orig:94 ivtmp.247 ] [94])
        (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 267 395 396 17 ./StatUtilities.cc:82 (set (reg:DI 0 ax [95])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:94 ivtmp.247 ] [94])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 256 (nil))
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:94 ivtmp.247 ] [94])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 396 267 397 17 ./StatUtilities.cc:82 (set (reg:DI 40 r11 [96])
        (mem:DI (plus:DI (reg:DI 0 ax [95])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [95])
        (nil)))

(insn 397 396 398 17 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:94 ivtmp.247 ] [94])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 40 r11 [96])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 40 r11 [96])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:94 ivtmp.247 ] [94])
            (nil))))

(insn 398 397 283 17 ./StatUtilities.cc:81 (set (reg:DI 1 dx [orig:98 ivtmp.247 ] [98])
        (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 283 398 399 17 ./StatUtilities.cc:82 (set (reg:DI 38 r9 [99])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:98 ivtmp.247 ] [98])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 272 (nil))
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:98 ivtmp.247 ] [98])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 399 283 400 17 ./StatUtilities.cc:82 (set (reg:DI 6 bp [100])
        (mem:DI (plus:DI (reg:DI 38 r9 [99])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [99])
        (nil)))

(insn 400 399 401 17 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:98 ivtmp.247 ] [98])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 6 bp [100])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [100])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:98 ivtmp.247 ] [98])
            (nil))))

(insn 401 400 299 17 ./StatUtilities.cc:81 (set (reg:DI 39 r10 [orig:102 ivtmp.247 ] [102])
        (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 299 401 402 17 ./StatUtilities.cc:82 (set (reg:DI 0 ax [103])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:102 ivtmp.247 ] [102])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 288 (nil))
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:102 ivtmp.247 ] [102])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 402 299 403 17 ./StatUtilities.cc:82 (set (reg:DI 40 r11 [104])
        (mem:DI (plus:DI (reg:DI 0 ax [103])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [103])
        (nil)))

(insn 403 402 404 17 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:102 ivtmp.247 ] [102])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 40 r11 [104])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 40 r11 [104])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:102 ivtmp.247 ] [102])
            (nil))))

(insn 404 403 315 17 ./StatUtilities.cc:81 (set (reg:DI 1 dx [orig:106 ivtmp.247 ] [106])
        (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 315 404 405 17 ./StatUtilities.cc:82 (set (reg:DI 38 r9 [107])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:106 ivtmp.247 ] [106])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 304 (nil))
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:106 ivtmp.247 ] [106])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 405 315 406 17 ./StatUtilities.cc:82 (set (reg:DI 6 bp [108])
        (mem:DI (plus:DI (reg:DI 38 r9 [107])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [107])
        (nil)))

(insn 406 405 407 17 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:106 ivtmp.247 ] [106])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 6 bp [108])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp [108])
        (expr_list:REG_DEAD (reg:DI 1 dx [orig:106 ivtmp.247 ] [106])
            (nil))))

(insn 407 406 331 17 ./StatUtilities.cc:81 (set (reg:DI 39 r10 [orig:110 ivtmp.247 ] [110])
        (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 331 407 408 17 ./StatUtilities.cc:82 (set (reg:DI 0 ax [111])
        (mem/f:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:110 ivtmp.247 ] [110])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 320 (nil))
    (expr_list:REG_EQUIV (mem/f:DI (plus:DI (mult:DI (reg:DI 1 dx [orig:110 ivtmp.247 ] [110])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:64 x ] [64])) [5 S8 A64])
        (nil)))

(insn 408 331 409 17 ./StatUtilities.cc:82 (set (reg:DI 40 r11 [112])
        (mem:DI (plus:DI (reg:DI 0 ax [111])
                (reg:DI 5 di [orig:59 pretmp.244 ] [59])) [2 S8 A64])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [111])
        (nil)))

(insn 409 408 335 17 ./StatUtilities.cc:82 (set (mem:DI (plus:DI (mult:DI (reg:DI 39 r10 [orig:110 ivtmp.247 ] [110])
                    (const_int 8 [0x8]))
                (reg/f:DI 4 si [69])) [2 S8 A64])
        (reg:DI 40 r11 [112])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 40 r11 [112])
        (expr_list:REG_DEAD (reg:DI 39 r10 [orig:110 ivtmp.247 ] [110])
            (nil))))

(insn:HI 335 409 336 17 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 37 r8 [orig:81 i ] [81])
                (plus:SI (reg/v:SI 37 r8 [orig:81 i ] [81])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 336 335 337 17 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                (plus:DI (reg:DI 2 cx [orig:82 ivtmp.247 ] [82])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 337 336 338 17 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 37 r8 [orig:81 i ] [81])
            (reg/v:SI 41 r12 [orig:65 nRows ] [65]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 335 (nil))
    (nil))

(jump_insn:HI 338 337 343 17 ./StatUtilities.cc:81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 38)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 337 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 17, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

;; Start of basic block 18, registers live: 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]
(note:HI 343 338 373 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 373 343 374 18 (set (pc)
        (label_ref 27)) 548 {jump} (nil)
    (nil))
;; End of basic block 18, registers live:
 2 [cx] 3 [bx] 4 [si] 5 [di] 7 [sp] 37 [r8] 41 [r12]

(barrier:HI 374 373 386)

(note 386 374 0 NOTE_INSN_DELETED)


;; Function double rcov(double*, double*, int) (_Z4rcovPdS_i)


Basic block 0:
Discarding chain di at insn 13 (terminate_all_read)
Discarding chain si at insn 13 (terminate_all_read)
Closing chain xmm4 at insn 459 (terminate_dead)
Discarding chain di at insn 18 (terminate_all_read)
Discarding chain si at insn 18 (terminate_all_read)
Register xmm4 (1): 14 [SSE_REGS] 459 [SSE_REGS]
Register xmm4 in insn 459; no available better choice

Basic block 1:

Basic block 2:
Closing chain ax at insn 52 (terminate_dead)
Closing chain xmm0 at insn 60 (terminate_dead)
Discarding chain xmm0 at insn 66 (terminate_all_read)
Register xmm0 (1): 52 [SSE_REGS] 60 [SSE_REGS]
Register ax (1): 470 [GENERAL_REGS] 52 [GENERAL_REGS]
Register xmm0 in insn 60; no available better choice
Register ax in insn 52; no available better choice

Basic block 3:
Closing chain xmm0 at insn 90 (terminate_dead)
Register xmm0 (1): 88 [SSE_REGS] 89 [SSE_REGS] 89 [SSE_REGS] 90 [SSE_REGS]
Register xmm0 in insn 90, renamed as xmm1

Basic block 4:

Basic block 5:

Basic block 6:

Basic block 7:

Basic block 8:

Basic block 9:

Basic block 10:

Basic block 11:
Closing chain xmm0 at insn 111 (terminate_dead)
Closing chain xmm1 at insn 112 (terminate_dead)
Register xmm1 (1): 107 [SSE_REGS] 108 [SSE_REGS] 108 [SSE_REGS] 111 [SSE_REGS] 111 [SSE_REGS] 112 [SSE_REGS]
Register xmm0 (1): 109 [SSE_REGS] 110 [SSE_REGS] 110 [SSE_REGS] 111 [SSE_REGS]
Register xmm1 in insn 112, renamed as xmm5
Register xmm0 in insn 111, renamed as xmm6

Basic block 12:
Closing chain xmm0 at insn 136 (terminate_dead)
Closing chain xmm1 at insn 137 (terminate_dead)
Register xmm1 (1): 132 [SSE_REGS] 133 [SSE_REGS] 133 [SSE_REGS] 136 [SSE_REGS] 136 [SSE_REGS] 137 [SSE_REGS]
Register xmm0 (1): 134 [SSE_REGS] 135 [SSE_REGS] 135 [SSE_REGS] 136 [SSE_REGS]
Register xmm1 in insn 137, renamed as xmm7
Register xmm0 in insn 136, renamed as xmm8

Basic block 13:
Closing chain xmm0 at insn 161 (terminate_dead)
Closing chain xmm1 at insn 162 (terminate_dead)
Register xmm1 (1): 157 [SSE_REGS] 158 [SSE_REGS] 158 [SSE_REGS] 161 [SSE_REGS] 161 [SSE_REGS] 162 [SSE_REGS]
Register xmm0 (1): 159 [SSE_REGS] 160 [SSE_REGS] 160 [SSE_REGS] 161 [SSE_REGS]
Register xmm1 in insn 162, renamed as xmm9
Register xmm0 in insn 161, renamed as xmm10

Basic block 14:
Closing chain xmm0 at insn 186 (terminate_dead)
Closing chain xmm1 at insn 187 (terminate_dead)
Register xmm1 (1): 182 [SSE_REGS] 183 [SSE_REGS] 183 [SSE_REGS] 186 [SSE_REGS] 186 [SSE_REGS] 187 [SSE_REGS]
Register xmm0 (1): 184 [SSE_REGS] 185 [SSE_REGS] 185 [SSE_REGS] 186 [SSE_REGS]
Register xmm1 in insn 187, renamed as xmm11
Register xmm0 in insn 186, renamed as xmm12

Basic block 15:
Closing chain xmm0 at insn 211 (terminate_dead)
Closing chain xmm1 at insn 212 (terminate_dead)
Register xmm1 (1): 207 [SSE_REGS] 208 [SSE_REGS] 208 [SSE_REGS] 211 [SSE_REGS] 211 [SSE_REGS] 212 [SSE_REGS]
Register xmm0 (1): 209 [SSE_REGS] 210 [SSE_REGS] 210 [SSE_REGS] 211 [SSE_REGS]
Register xmm1 in insn 212, renamed as xmm13
Register xmm0 in insn 211, renamed as xmm14

Basic block 16:
Closing chain xmm0 at insn 236 (terminate_dead)
Closing chain xmm1 at insn 237 (terminate_dead)
Register xmm1 (1): 232 [SSE_REGS] 233 [SSE_REGS] 233 [SSE_REGS] 236 [SSE_REGS] 236 [SSE_REGS] 237 [SSE_REGS]
Register xmm0 (1): 234 [SSE_REGS] 235 [SSE_REGS] 235 [SSE_REGS] 236 [SSE_REGS]
Register xmm1 in insn 237, renamed as xmm15
Register xmm0 in insn 236; no available better choice

Basic block 17:
Closing chain xmm0 at insn 261 (terminate_dead)
Closing chain xmm1 at insn 262 (terminate_dead)
Register xmm1 (1): 257 [SSE_REGS] 258 [SSE_REGS] 258 [SSE_REGS] 261 [SSE_REGS] 261 [SSE_REGS] 262 [SSE_REGS]
Register xmm0 (1): 259 [SSE_REGS] 260 [SSE_REGS] 260 [SSE_REGS] 261 [SSE_REGS]
Register xmm1 in insn 262; no available better choice
Register xmm0 in insn 261, renamed as xmm5

Basic block 18:
Closing chain xmm0 at insn 42 (terminate_dead)
Closing chain xmm1 at insn 43 (terminate_dead)
Closing chain ax at insn 284 (terminate_dead)
Closing chain xmm0 at insn 286 (terminate_dead)
Closing chain xmm1 at insn 287 (terminate_dead)
Closing chain ax at insn 304 (terminate_dead)
Closing chain xmm0 at insn 306 (terminate_dead)
Closing chain xmm1 at insn 307 (terminate_dead)
Closing chain ax at insn 324 (terminate_dead)
Closing chain xmm0 at insn 326 (terminate_dead)
Closing chain xmm1 at insn 327 (terminate_dead)
Closing chain ax at insn 344 (terminate_dead)
Closing chain xmm0 at insn 346 (terminate_dead)
Closing chain xmm1 at insn 347 (terminate_dead)
Closing chain ax at insn 364 (terminate_dead)
Closing chain xmm0 at insn 366 (terminate_dead)
Closing chain xmm1 at insn 367 (terminate_dead)
Closing chain ax at insn 384 (terminate_dead)
Closing chain xmm0 at insn 386 (terminate_dead)
Closing chain xmm1 at insn 387 (terminate_dead)
Closing chain ax at insn 404 (terminate_dead)
Closing chain xmm0 at insn 406 (terminate_dead)
Closing chain xmm1 at insn 407 (terminate_dead)
Register xmm1 (1): 402 [SSE_REGS] 403 [SSE_REGS] 403 [SSE_REGS] 406 [SSE_REGS] 406 [SSE_REGS] 407 [SSE_REGS]
Register xmm0 (1): 404 [SSE_REGS] 405 [SSE_REGS] 405 [SSE_REGS] 406 [SSE_REGS]
Register ax (1): 468 [GENERAL_REGS] 402 [INDEX_REGS] 404 [INDEX_REGS]
Register xmm1 (1): 382 [SSE_REGS] 383 [SSE_REGS] 383 [SSE_REGS] 386 [SSE_REGS] 386 [SSE_REGS] 387 [SSE_REGS]
Register xmm0 (1): 384 [SSE_REGS] 385 [SSE_REGS] 385 [SSE_REGS] 386 [SSE_REGS]
Register ax (1): 467 [GENERAL_REGS] 382 [INDEX_REGS] 384 [INDEX_REGS]
Register xmm1 (1): 362 [SSE_REGS] 363 [SSE_REGS] 363 [SSE_REGS] 366 [SSE_REGS] 366 [SSE_REGS] 367 [SSE_REGS]
Register xmm0 (1): 364 [SSE_REGS] 365 [SSE_REGS] 365 [SSE_REGS] 366 [SSE_REGS]
Register ax (1): 466 [GENERAL_REGS] 362 [INDEX_REGS] 364 [INDEX_REGS]
Register xmm1 (1): 342 [SSE_REGS] 343 [SSE_REGS] 343 [SSE_REGS] 346 [SSE_REGS] 346 [SSE_REGS] 347 [SSE_REGS]
Register xmm0 (1): 344 [SSE_REGS] 345 [SSE_REGS] 345 [SSE_REGS] 346 [SSE_REGS]
Register ax (1): 465 [GENERAL_REGS] 342 [INDEX_REGS] 344 [INDEX_REGS]
Register xmm1 (1): 322 [SSE_REGS] 323 [SSE_REGS] 323 [SSE_REGS] 326 [SSE_REGS] 326 [SSE_REGS] 327 [SSE_REGS]
Register xmm0 (1): 324 [SSE_REGS] 325 [SSE_REGS] 325 [SSE_REGS] 326 [SSE_REGS]
Register ax (1): 464 [GENERAL_REGS] 322 [INDEX_REGS] 324 [INDEX_REGS]
Register xmm1 (1): 302 [SSE_REGS] 303 [SSE_REGS] 303 [SSE_REGS] 306 [SSE_REGS] 306 [SSE_REGS] 307 [SSE_REGS]
Register xmm0 (1): 304 [SSE_REGS] 305 [SSE_REGS] 305 [SSE_REGS] 306 [SSE_REGS]
Register ax (1): 463 [GENERAL_REGS] 302 [INDEX_REGS] 304 [INDEX_REGS]
Register xmm1 (1): 282 [SSE_REGS] 283 [SSE_REGS] 283 [SSE_REGS] 286 [SSE_REGS] 286 [SSE_REGS] 287 [SSE_REGS]
Register xmm0 (1): 284 [SSE_REGS] 285 [SSE_REGS] 285 [SSE_REGS] 286 [SSE_REGS]
Register ax (1): 462 [GENERAL_REGS] 282 [INDEX_REGS] 284 [INDEX_REGS]
Register xmm1 (1): 38 [SSE_REGS] 39 [SSE_REGS] 39 [SSE_REGS] 42 [SSE_REGS] 42 [SSE_REGS] 43 [SSE_REGS]
Register xmm0 (1): 40 [SSE_REGS] 41 [SSE_REGS] 41 [SSE_REGS] 42 [SSE_REGS]
Register xmm1 in insn 407, renamed as xmm6
Register xmm0 in insn 406, renamed as xmm7
Register ax in insn 404, renamed as si
Register xmm1 in insn 387, renamed as xmm8
Register xmm0 in insn 386, renamed as xmm9
Register ax in insn 384, renamed as di
Register xmm1 in insn 367, renamed as xmm10
Register xmm0 in insn 366, renamed as xmm11
Register ax in insn 364, renamed as r8
Register xmm1 in insn 347, renamed as xmm12
Register xmm0 in insn 346, renamed as xmm13
Register ax in insn 344, renamed as r9
Register xmm1 in insn 327, renamed as xmm14
Register xmm0 in insn 326, renamed as xmm15
Register ax in insn 324, renamed as r10
Register xmm1 in insn 307; no available better choice
Register xmm0 in insn 306; no available better choice
Register ax in insn 304, renamed as r11
Register xmm1 in insn 287, renamed as xmm5
Register xmm0 in insn 286, renamed as xmm6
Register ax in insn 284; no available better choice
Register xmm1 in insn 43, renamed as xmm7
Register xmm0 in insn 42, renamed as xmm8

Basic block 19:

insn 11: replaced reg 41 with 1
insn 12: replaced reg 6 with 5
insn 459: replaced reg 25 with 21
insn 89: replaced reg 24 with 21
insn 110: replaced reg 24 with 21


deleted 1 noop movesdeleted 1 dead insns
(note:HI 1 0 8 ("./StatUtilities.cc") 49)

;; Start of basic block 0, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
(note:HI 8 1 472 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn/f 472 8 473 0 ./StatUtilities.cc:49 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f 473 472 474 0 ./StatUtilities.cc:49 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f 474 473 475 0 ./StatUtilities.cc:49 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f 475 474 476 0 ./StatUtilities.cc:49 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 476 475 3 0 NOTE_INSN_PROLOGUE_END)

(insn:HI 3 476 4 0 ./StatUtilities.cc:49 (set (reg/v/f:DI 6 bp [orig:65 x ] [65])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 4 3 5 0 ./StatUtilities.cc:49 (set (reg/v/f:DI 3 bx [orig:66 y ] [66])
        (reg:DI 4 si [ y ])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 4 si [ y ])
        (nil)))

(insn:HI 5 4 6 0 ./StatUtilities.cc:49 (set (reg/v:SI 41 r12 [orig:67 n ] [67])
        (reg:SI 1 dx [ n ])) 40 {*movsi_1} (nil)
    (nil))

(note:HI 6 5 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 11 0 ("./StatUtilities.cc") 53)

(insn:HI 11 10 13 0 ./StatUtilities.cc:53 (set (reg:SI 4 si [ n ])
        (reg:SI 1 dx [orig:67 n ] [67])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 5 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [orig:67 n ] [67])
        (nil)))

(call_insn:HI 13 11 15 0 ./StatUtilities.cc:53 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_Z6medianPdi") [flags 0x41] <function_decl 0x2b096e01c200 median>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 11 (insn_list:REG_DEP_TRUE 12 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ x ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(note:HI 15 13 16 0 ("./StatUtilities.cc") 54)

(insn:HI 16 15 17 0 ./StatUtilities.cc:54 (set (reg:SI 4 si [ n ])
        (reg/v:SI 41 r12 [orig:67 n ] [67])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 17 16 459 0 ./StatUtilities.cc:54 (set (reg:DI 5 di [ y ])
        (reg/v/f:DI 3 bx [orig:66 y ] [66])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 4 (nil))
    (nil))

(insn 459 17 18 0 ./StatUtilities.cc:54 (set (mem/c:DF (reg/f:DI 7 sp) [6 S8 A8])
        (reg:DF 21 xmm0 [25])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [25])
        (nil)))

(call_insn:HI 18 459 19 0 ./StatUtilities.cc:54 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_Z6medianPdi") [flags 0x41] <function_decl 0x2b096e01c200 median>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_TRUE 17 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ y ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(insn:HI 19 18 20 0 ./StatUtilities.cc:54 (set (reg/v:DF 24 xmm3 [orig:61 my ] [61])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 18 (nil))
    (nil))

(note:HI 20 19 21 0 ("./StatUtilities.cc") 56)

(insn:HI 21 20 460 0 ./StatUtilities.cc:56 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:67 n ] [67])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(insn 460 21 22 0 ./StatUtilities.cc:56 (set (reg:DF 25 xmm4)
        (mem/c:DF (reg/f:DI 7 sp) [6 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(jump_insn:HI 22 460 24 0 ./StatUtilities.cc:56 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 21 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 1, registers live: 7 [sp] 41 [r12]
(note:HI 24 22 471 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn 471 24 70 1 ./StatUtilities.cc:56 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))
;; End of basic block 1, registers live:
 7 [sp] 23 [xmm2] 41 [r12]

(note:HI 70 471 71 NOTE_INSN_LOOP_BEG)

(note:HI 71 70 49 NOTE_INSN_LOOP_END)

;; Start of basic block 2, registers live: 7 [sp] 23 [xmm2] 41 [r12]
(code_label:HI 49 71 50 2 94 "" [3 uses])

(note:HI 50 49 470 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 470 50 52 2 ./StatUtilities.cc:56 (set (reg:SI 0 ax [74])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:67 n ] [67])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12 [orig:67 n ] [67])
        (nil)))

(insn:HI 52 470 53 2 ./StatUtilities.cc:56 (set (reg:DF 21 xmm0 [75])
        (float:DF (reg:SI 0 ax [74]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 51 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [74])
        (nil)))

(note:HI 53 52 57 2 NOTE_INSN_DELETED)

(note:HI 57 53 58 2 NOTE_INSN_FUNCTION_END)

(note:HI 58 57 60 2 ("./StatUtilities.cc") 60)

(insn:HI 60 58 461 2 ./StatUtilities.cc:60 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (div:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 21 xmm0 [75]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 52 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [75])
        (nil)))

(insn 461 60 66 2 ./StatUtilities.cc:60 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 23 xmm2 [orig:90 z ] [90])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (nil)))

(insn 66 461 84 2 ./StatUtilities.cc:60 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 60 (nil))
    (nil))

(note:HI 84 66 85 2 ("./StatUtilities.cc") 49)

(note:HI 85 84 92 2 ("./StatUtilities.cc") 57)

(note:HI 92 85 105 2 ("./StatUtilities.cc") 56)

(note:HI 105 92 106 2 ("./StatUtilities.cc") 49)

(note:HI 106 105 113 2 ("./StatUtilities.cc") 57)

(note:HI 113 106 130 2 ("./StatUtilities.cc") 56)

(note:HI 130 113 131 2 ("./StatUtilities.cc") 49)

(note:HI 131 130 138 2 ("./StatUtilities.cc") 57)

(note:HI 138 131 155 2 ("./StatUtilities.cc") 56)

(note:HI 155 138 156 2 ("./StatUtilities.cc") 49)

(note:HI 156 155 163 2 ("./StatUtilities.cc") 57)

(note:HI 163 156 180 2 ("./StatUtilities.cc") 56)

(note:HI 180 163 181 2 ("./StatUtilities.cc") 49)

(note:HI 181 180 188 2 ("./StatUtilities.cc") 57)

(note:HI 188 181 205 2 ("./StatUtilities.cc") 56)

(note:HI 205 188 206 2 ("./StatUtilities.cc") 49)

(note:HI 206 205 213 2 ("./StatUtilities.cc") 57)

(note:HI 213 206 230 2 ("./StatUtilities.cc") 56)

(note:HI 230 213 231 2 ("./StatUtilities.cc") 49)

(note:HI 231 230 238 2 ("./StatUtilities.cc") 57)

(note:HI 238 231 255 2 ("./StatUtilities.cc") 56)

(note:HI 255 238 256 2 ("./StatUtilities.cc") 49)

(note:HI 256 255 263 2 ("./StatUtilities.cc") 57)

(note:HI 263 256 35 2 ("./StatUtilities.cc") 56)

(note:HI 35 263 37 2 ("./StatUtilities.cc") 49)

(note:HI 37 35 44 2 ("./StatUtilities.cc") 57)

(note:HI 44 37 280 2 ("./StatUtilities.cc") 56)

(note:HI 280 44 281 2 ("./StatUtilities.cc") 49)

(note:HI 281 280 288 2 ("./StatUtilities.cc") 57)

(note:HI 288 281 300 2 ("./StatUtilities.cc") 56)

(note:HI 300 288 301 2 ("./StatUtilities.cc") 49)

(note:HI 301 300 308 2 ("./StatUtilities.cc") 57)

(note:HI 308 301 320 2 ("./StatUtilities.cc") 56)

(note:HI 320 308 321 2 ("./StatUtilities.cc") 49)

(note:HI 321 320 328 2 ("./StatUtilities.cc") 57)

(note:HI 328 321 340 2 ("./StatUtilities.cc") 56)

(note:HI 340 328 341 2 ("./StatUtilities.cc") 49)

(note:HI 341 340 348 2 ("./StatUtilities.cc") 57)

(note:HI 348 341 360 2 ("./StatUtilities.cc") 56)

(note:HI 360 348 361 2 ("./StatUtilities.cc") 49)

(note:HI 361 360 368 2 ("./StatUtilities.cc") 57)

(note:HI 368 361 380 2 ("./StatUtilities.cc") 56)

(note:HI 380 368 381 2 ("./StatUtilities.cc") 49)

(note:HI 381 380 388 2 ("./StatUtilities.cc") 57)

(note:HI 388 381 400 2 ("./StatUtilities.cc") 56)

(note:HI 400 388 401 2 ("./StatUtilities.cc") 49)

(note:HI 401 400 408 2 ("./StatUtilities.cc") 57)

(note:HI 408 401 477 2 ("./StatUtilities.cc") 56)

(note 477 408 478 2 NOTE_INSN_EPILOGUE_BEG)

(insn 478 477 479 2 ./StatUtilities.cc:60 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 479 478 480 2 ./StatUtilities.cc:60 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(insn 480 479 481 2 ./StatUtilities.cc:60 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(insn 481 480 482 2 ./StatUtilities.cc:60 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(jump_insn 482 481 483 2 ./StatUtilities.cc:60 (return) 562 {return_internal} (nil)
    (nil))
;; End of basic block 2, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]

(barrier 483 482 28)

;; Start of basic block 3, registers live: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 28 483 29 3 92 "" [1 uses])

(note:HI 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 30 29 79 3 NOTE_INSN_DELETED)

(note:HI 79 30 469 3 NOTE_INSN_DELETED)

(insn 469 79 81 3 (set (reg:SI 0 ax [80])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:67 n ] [67])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 81 469 86 3 (parallel [
            (set (reg:SI 0 ax [80])
                (and:SI (reg:SI 0 ax [80])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 80 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 86 81 87 3 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (mem:DF (reg/v/f:DI 6 bp [orig:65 x ] [65]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 87 86 88 3 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (minus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 86 (nil))
    (nil))

(insn:HI 88 87 89 3 ./StatUtilities.cc:57 (set (reg:DF 22 xmm1 [71])
        (mem:DF (reg/v/f:DI 3 bx [orig:66 y ] [66]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 89 88 90 3 ./StatUtilities.cc:57 (set (reg:DF 22 xmm1 [71])
        (minus:DF (reg:DF 22 xmm1 [71])
            (reg:DF 21 xmm0 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 88 (nil))
    (nil))

(insn:HI 90 89 91 3 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (mult:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 22 xmm1 [71]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 87 (insn_list:REG_DEP_TRUE 89 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [71])
        (nil)))

(insn:HI 91 90 93 3 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [2 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 90 (nil))
    (nil))

(insn:HI 93 91 94 3 ./StatUtilities.cc:56 (set (reg/v:SI 2 cx [orig:83 i ] [83])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 94 93 95 3 ./StatUtilities.cc:56 (set (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 95 94 96 3 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:83 i ] [83])
            (reg/v:SI 41 r12 [orig:67 n ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 93 (nil))
    (nil))

(jump_insn:HI 96 95 278 3 ./StatUtilities.cc:56 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 95 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 278 96 276 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 276 278 277 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 277 276 253 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 276 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 253 277 251 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:HI 251 253 252 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 252 251 228 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 451)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 251 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 228 252 226 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 226 228 227 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 227 226 203 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 452)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 226 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 203 227 201 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 201 203 202 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 202 201 178 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 453)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 201 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 178 202 176 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 176 178 177 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 177 176 153 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 454)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 176 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 153 177 151 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 151 153 152 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 152 151 128 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 455)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 151 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 128 152 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 126 128 127 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [80])
        (nil)))

(jump_insn:HI 127 126 118 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 456)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 126 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 118 127 107 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 107 118 108 11 ./StatUtilities.cc:57 (set (reg:DF 26 xmm5 [147])
        (mem:DF (plus:DI (reg/v/f:DI 6 bp [orig:65 x ] [65])
                (const_int 8 [0x8])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 108 107 109 11 ./StatUtilities.cc:57 (set (reg:DF 26 xmm5 [147])
        (minus:DF (reg:DF 26 xmm5 [147])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 107 (nil))
    (nil))

(insn:HI 109 108 110 11 ./StatUtilities.cc:57 (set (reg:DF 27 xmm6 [148])
        (mem:DF (plus:DI (reg/v/f:DI 3 bx [orig:66 y ] [66])
                (const_int 8 [0x8])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 110 109 111 11 ./StatUtilities.cc:57 (set (reg:DF 27 xmm6 [148])
        (minus:DF (reg:DF 27 xmm6 [148])
            (reg:DF 21 xmm0 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 109 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:61 my ] [61])
        (nil)))

(insn:HI 111 110 112 11 ./StatUtilities.cc:57 (set (reg:DF 26 xmm5 [147])
        (mult:DF (reg:DF 26 xmm5 [147])
            (reg:DF 27 xmm6 [148]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 108 (insn_list:REG_DEP_TRUE 110 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [148])
        (nil)))

(insn:HI 112 111 114 11 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 26 xmm5 [147]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 111 (nil))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [147])
        (nil)))

(insn:HI 114 112 115 11 ./StatUtilities.cc:56 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:HI 115 114 456 11 ./StatUtilities.cc:56 (set (strict_low_part (reg:QI 1 dx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 456 115 143 12 128 "" [1 uses])

(note:HI 143 456 132 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 132 143 133 12 ./StatUtilities.cc:57 (set (reg:DF 28 xmm7 [152])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 133 132 134 12 ./StatUtilities.cc:57 (set (reg:DF 28 xmm7 [152])
        (minus:DF (reg:DF 28 xmm7 [152])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 132 (nil))
    (nil))

(insn:HI 134 133 135 12 ./StatUtilities.cc:57 (set (reg:DF 45 xmm8 [153])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 135 134 136 12 ./StatUtilities.cc:57 (set (reg:DF 45 xmm8 [153])
        (minus:DF (reg:DF 45 xmm8 [153])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 134 (nil))
    (nil))

(insn:HI 136 135 137 12 ./StatUtilities.cc:57 (set (reg:DF 28 xmm7 [152])
        (mult:DF (reg:DF 28 xmm7 [152])
            (reg:DF 45 xmm8 [153]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 133 (insn_list:REG_DEP_TRUE 135 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [153])
        (nil)))

(insn:HI 137 136 139 12 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 28 xmm7 [152]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 136 (nil))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [152])
        (nil)))

(insn:HI 139 137 140 12 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 140 139 455 12 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 455 140 168 13 127 "" [1 uses])

(note:HI 168 455 157 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 157 168 158 13 ./StatUtilities.cc:57 (set (reg:DF 46 xmm9 [157])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 158 157 159 13 ./StatUtilities.cc:57 (set (reg:DF 46 xmm9 [157])
        (minus:DF (reg:DF 46 xmm9 [157])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 157 (nil))
    (nil))

(insn:HI 159 158 160 13 ./StatUtilities.cc:57 (set (reg:DF 47 xmm10 [158])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 160 159 161 13 ./StatUtilities.cc:57 (set (reg:DF 47 xmm10 [158])
        (minus:DF (reg:DF 47 xmm10 [158])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 159 (nil))
    (nil))

(insn:HI 161 160 162 13 ./StatUtilities.cc:57 (set (reg:DF 46 xmm9 [157])
        (mult:DF (reg:DF 46 xmm9 [157])
            (reg:DF 47 xmm10 [158]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 158 (insn_list:REG_DEP_TRUE 160 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [158])
        (nil)))

(insn:HI 162 161 164 13 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 46 xmm9 [157]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 161 (nil))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [157])
        (nil)))

(insn:HI 164 162 165 13 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 165 164 454 13 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 454 165 193 14 126 "" [1 uses])

(note:HI 193 454 182 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 182 193 183 14 ./StatUtilities.cc:57 (set (reg:DF 48 xmm11 [162])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 183 182 184 14 ./StatUtilities.cc:57 (set (reg:DF 48 xmm11 [162])
        (minus:DF (reg:DF 48 xmm11 [162])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 182 (nil))
    (nil))

(insn:HI 184 183 185 14 ./StatUtilities.cc:57 (set (reg:DF 49 xmm12 [163])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 185 184 186 14 ./StatUtilities.cc:57 (set (reg:DF 49 xmm12 [163])
        (minus:DF (reg:DF 49 xmm12 [163])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 184 (nil))
    (nil))

(insn:HI 186 185 187 14 ./StatUtilities.cc:57 (set (reg:DF 48 xmm11 [162])
        (mult:DF (reg:DF 48 xmm11 [162])
            (reg:DF 49 xmm12 [163]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 183 (insn_list:REG_DEP_TRUE 185 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [163])
        (nil)))

(insn:HI 187 186 189 14 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 48 xmm11 [162]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 186 (nil))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [162])
        (nil)))

(insn:HI 189 187 190 14 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 190 189 453 14 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 453 190 218 15 125 "" [1 uses])

(note:HI 218 453 207 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 207 218 208 15 ./StatUtilities.cc:57 (set (reg:DF 50 xmm13 [167])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 208 207 209 15 ./StatUtilities.cc:57 (set (reg:DF 50 xmm13 [167])
        (minus:DF (reg:DF 50 xmm13 [167])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 207 (nil))
    (nil))

(insn:HI 209 208 210 15 ./StatUtilities.cc:57 (set (reg:DF 51 xmm14 [168])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 210 209 211 15 ./StatUtilities.cc:57 (set (reg:DF 51 xmm14 [168])
        (minus:DF (reg:DF 51 xmm14 [168])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 209 (nil))
    (nil))

(insn:HI 211 210 212 15 ./StatUtilities.cc:57 (set (reg:DF 50 xmm13 [167])
        (mult:DF (reg:DF 50 xmm13 [167])
            (reg:DF 51 xmm14 [168]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 208 (insn_list:REG_DEP_TRUE 210 (nil)))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [168])
        (nil)))

(insn:HI 212 211 214 15 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 50 xmm13 [167]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 211 (nil))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [167])
        (nil)))

(insn:HI 214 212 215 15 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 215 214 452 15 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 452 215 243 16 124 "" [1 uses])

(note:HI 243 452 232 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 232 243 233 16 ./StatUtilities.cc:57 (set (reg:DF 52 xmm15 [172])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 233 232 234 16 ./StatUtilities.cc:57 (set (reg:DF 52 xmm15 [172])
        (minus:DF (reg:DF 52 xmm15 [172])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 232 (nil))
    (nil))

(insn:HI 234 233 235 16 ./StatUtilities.cc:57 (set (reg:DF 21 xmm0 [173])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 235 234 236 16 ./StatUtilities.cc:57 (set (reg:DF 21 xmm0 [173])
        (minus:DF (reg:DF 21 xmm0 [173])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 234 (nil))
    (nil))

(insn:HI 236 235 237 16 ./StatUtilities.cc:57 (set (reg:DF 52 xmm15 [172])
        (mult:DF (reg:DF 52 xmm15 [172])
            (reg:DF 21 xmm0 [173]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 233 (insn_list:REG_DEP_TRUE 235 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [173])
        (nil)))

(insn:HI 237 236 239 16 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 52 xmm15 [172]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 236 (nil))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [172])
        (nil)))

(insn:HI 239 237 240 16 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 240 239 451 16 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 451 240 268 17 123 "" [1 uses])

(note:HI 268 451 257 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 257 268 258 17 ./StatUtilities.cc:57 (set (reg:DF 22 xmm1 [177])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 258 257 259 17 ./StatUtilities.cc:57 (set (reg:DF 22 xmm1 [177])
        (minus:DF (reg:DF 22 xmm1 [177])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 257 (nil))
    (nil))

(insn:HI 259 258 260 17 ./StatUtilities.cc:57 (set (reg:DF 26 xmm5 [178])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 260 259 261 17 ./StatUtilities.cc:57 (set (reg:DF 26 xmm5 [178])
        (minus:DF (reg:DF 26 xmm5 [178])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 259 (nil))
    (nil))

(insn:HI 261 260 262 17 ./StatUtilities.cc:57 (set (reg:DF 22 xmm1 [177])
        (mult:DF (reg:DF 22 xmm1 [177])
            (reg:DF 26 xmm5 [178]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 258 (insn_list:REG_DEP_TRUE 260 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [178])
        (nil)))

(insn:HI 262 261 264 17 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 22 xmm1 [177]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 261 (nil))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [177])
        (nil)))

(insn:HI 264 262 265 17 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 265 264 266 17 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 266 265 267 17 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:83 i ] [83])
            (reg/v:SI 41 r12 [orig:67 n ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 264 (nil))
    (nil))

(jump_insn:HI 267 266 33 17 ./StatUtilities.cc:56 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 266 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 18, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 33 267 34 18 95 "" [2 uses])

(note:HI 34 33 38 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 38 34 39 18 ./StatUtilities.cc:57 (set (reg:DF 28 xmm7 [85])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 39 38 40 18 ./StatUtilities.cc:57 (set (reg:DF 28 xmm7 [85])
        (minus:DF (reg:DF 28 xmm7 [85])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 38 (nil))
    (nil))

(insn:HI 40 39 41 18 ./StatUtilities.cc:57 (set (reg:DF 45 xmm8 [86])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 41 40 42 18 ./StatUtilities.cc:57 (set (reg:DF 45 xmm8 [86])
        (minus:DF (reg:DF 45 xmm8 [86])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 40 (nil))
    (nil))

(insn:HI 42 41 43 18 ./StatUtilities.cc:57 (set (reg:DF 28 xmm7 [85])
        (mult:DF (reg:DF 28 xmm7 [85])
            (reg:DF 45 xmm8 [86]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 41 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [86])
        (nil)))

(insn:HI 43 42 462 18 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 28 xmm7 [85]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 42 (nil))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [85])
        (nil)))

(insn 462 43 282 18 ./StatUtilities.cc:56 (set (reg:DI 0 ax [81])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 282 462 283 18 ./StatUtilities.cc:57 (set (reg:DF 26 xmm5 [93])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [81])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 420 (nil))
    (nil))

(insn:HI 283 282 284 18 ./StatUtilities.cc:57 (set (reg:DF 26 xmm5 [93])
        (minus:DF (reg:DF 26 xmm5 [93])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 282 (nil))
    (nil))

(insn:HI 284 283 285 18 ./StatUtilities.cc:57 (set (reg:DF 27 xmm6 [94])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [81])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [81])
        (nil)))

(insn:HI 285 284 286 18 ./StatUtilities.cc:57 (set (reg:DF 27 xmm6 [94])
        (minus:DF (reg:DF 27 xmm6 [94])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 284 (nil))
    (nil))

(insn:HI 286 285 287 18 ./StatUtilities.cc:57 (set (reg:DF 26 xmm5 [93])
        (mult:DF (reg:DF 26 xmm5 [93])
            (reg:DF 27 xmm6 [94]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 283 (insn_list:REG_DEP_TRUE 285 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [94])
        (nil)))

(insn:HI 287 286 463 18 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 26 xmm5 [93]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_TRUE 286 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [93])
        (nil)))

(insn 463 287 302 18 ./StatUtilities.cc:56 (set (reg:DI 40 r11 [orig:100 ivtmp.283 ] [100])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 302 463 303 18 ./StatUtilities.cc:57 (set (reg:DF 22 xmm1 [101])
        (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:100 ivtmp.283 ] [100])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 290 (nil))
    (nil))

(insn:HI 303 302 304 18 ./StatUtilities.cc:57 (set (reg:DF 22 xmm1 [101])
        (minus:DF (reg:DF 22 xmm1 [101])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 302 (nil))
    (nil))

(insn:HI 304 303 305 18 ./StatUtilities.cc:57 (set (reg:DF 21 xmm0 [102])
        (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:100 ivtmp.283 ] [100])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 40 r11 [orig:100 ivtmp.283 ] [100])
        (nil)))

(insn:HI 305 304 306 18 ./StatUtilities.cc:57 (set (reg:DF 21 xmm0 [102])
        (minus:DF (reg:DF 21 xmm0 [102])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 304 (nil))
    (nil))

(insn:HI 306 305 307 18 ./StatUtilities.cc:57 (set (reg:DF 22 xmm1 [101])
        (mult:DF (reg:DF 22 xmm1 [101])
            (reg:DF 21 xmm0 [102]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 303 (insn_list:REG_DEP_TRUE 305 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [102])
        (nil)))

(insn:HI 307 306 464 18 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 22 xmm1 [101]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 287 (insn_list:REG_DEP_TRUE 306 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [101])
        (nil)))

(insn 464 307 322 18 ./StatUtilities.cc:56 (set (reg:DI 39 r10 [orig:108 ivtmp.283 ] [108])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 322 464 323 18 ./StatUtilities.cc:57 (set (reg:DF 51 xmm14 [109])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:108 ivtmp.283 ] [108])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 310 (nil))
    (nil))

(insn:HI 323 322 324 18 ./StatUtilities.cc:57 (set (reg:DF 51 xmm14 [109])
        (minus:DF (reg:DF 51 xmm14 [109])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 322 (nil))
    (nil))

(insn:HI 324 323 325 18 ./StatUtilities.cc:57 (set (reg:DF 52 xmm15 [110])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:108 ivtmp.283 ] [108])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:108 ivtmp.283 ] [108])
        (nil)))

(insn:HI 325 324 326 18 ./StatUtilities.cc:57 (set (reg:DF 52 xmm15 [110])
        (minus:DF (reg:DF 52 xmm15 [110])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 324 (nil))
    (nil))

(insn:HI 326 325 327 18 ./StatUtilities.cc:57 (set (reg:DF 51 xmm14 [109])
        (mult:DF (reg:DF 51 xmm14 [109])
            (reg:DF 52 xmm15 [110]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 323 (insn_list:REG_DEP_TRUE 325 (nil)))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [110])
        (nil)))

(insn:HI 327 326 465 18 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 51 xmm14 [109]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 307 (insn_list:REG_DEP_TRUE 326 (nil)))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [109])
        (nil)))

(insn 465 327 342 18 ./StatUtilities.cc:56 (set (reg:DI 38 r9 [orig:116 ivtmp.283 ] [116])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 342 465 343 18 ./StatUtilities.cc:57 (set (reg:DF 49 xmm12 [117])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:116 ivtmp.283 ] [116])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 330 (nil))
    (nil))

(insn:HI 343 342 344 18 ./StatUtilities.cc:57 (set (reg:DF 49 xmm12 [117])
        (minus:DF (reg:DF 49 xmm12 [117])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 342 (nil))
    (nil))

(insn:HI 344 343 345 18 ./StatUtilities.cc:57 (set (reg:DF 50 xmm13 [118])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:116 ivtmp.283 ] [116])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:116 ivtmp.283 ] [116])
        (nil)))

(insn:HI 345 344 346 18 ./StatUtilities.cc:57 (set (reg:DF 50 xmm13 [118])
        (minus:DF (reg:DF 50 xmm13 [118])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 344 (nil))
    (nil))

(insn:HI 346 345 347 18 ./StatUtilities.cc:57 (set (reg:DF 49 xmm12 [117])
        (mult:DF (reg:DF 49 xmm12 [117])
            (reg:DF 50 xmm13 [118]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 343 (insn_list:REG_DEP_TRUE 345 (nil)))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [118])
        (nil)))

(insn:HI 347 346 466 18 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 49 xmm12 [117]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 327 (insn_list:REG_DEP_TRUE 346 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [117])
        (nil)))

(insn 466 347 362 18 ./StatUtilities.cc:56 (set (reg:DI 37 r8 [orig:124 ivtmp.283 ] [124])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 362 466 363 18 ./StatUtilities.cc:57 (set (reg:DF 47 xmm10 [125])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:124 ivtmp.283 ] [124])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 350 (nil))
    (nil))

(insn:HI 363 362 364 18 ./StatUtilities.cc:57 (set (reg:DF 47 xmm10 [125])
        (minus:DF (reg:DF 47 xmm10 [125])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 362 (nil))
    (nil))

(insn:HI 364 363 365 18 ./StatUtilities.cc:57 (set (reg:DF 48 xmm11 [126])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:124 ivtmp.283 ] [124])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 37 r8 [orig:124 ivtmp.283 ] [124])
        (nil)))

(insn:HI 365 364 366 18 ./StatUtilities.cc:57 (set (reg:DF 48 xmm11 [126])
        (minus:DF (reg:DF 48 xmm11 [126])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 364 (nil))
    (nil))

(insn:HI 366 365 367 18 ./StatUtilities.cc:57 (set (reg:DF 47 xmm10 [125])
        (mult:DF (reg:DF 47 xmm10 [125])
            (reg:DF 48 xmm11 [126]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 363 (insn_list:REG_DEP_TRUE 365 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [126])
        (nil)))

(insn:HI 367 366 467 18 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 47 xmm10 [125]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 347 (insn_list:REG_DEP_TRUE 366 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [125])
        (nil)))

(insn 467 367 382 18 ./StatUtilities.cc:56 (set (reg:DI 5 di [orig:132 ivtmp.283 ] [132])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 382 467 383 18 ./StatUtilities.cc:57 (set (reg:DF 45 xmm8 [133])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:132 ivtmp.283 ] [132])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 370 (nil))
    (nil))

(insn:HI 383 382 384 18 ./StatUtilities.cc:57 (set (reg:DF 45 xmm8 [133])
        (minus:DF (reg:DF 45 xmm8 [133])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 382 (nil))
    (nil))

(insn:HI 384 383 385 18 ./StatUtilities.cc:57 (set (reg:DF 46 xmm9 [134])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:132 ivtmp.283 ] [132])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [orig:132 ivtmp.283 ] [132])
        (nil)))

(insn:HI 385 384 386 18 ./StatUtilities.cc:57 (set (reg:DF 46 xmm9 [134])
        (minus:DF (reg:DF 46 xmm9 [134])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 384 (nil))
    (nil))

(insn:HI 386 385 387 18 ./StatUtilities.cc:57 (set (reg:DF 45 xmm8 [133])
        (mult:DF (reg:DF 45 xmm8 [133])
            (reg:DF 46 xmm9 [134]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 383 (insn_list:REG_DEP_TRUE 385 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [134])
        (nil)))

(insn:HI 387 386 468 18 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 45 xmm8 [133]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 367 (insn_list:REG_DEP_TRUE 386 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [133])
        (nil)))

(insn 468 387 402 18 ./StatUtilities.cc:56 (set (reg:DI 4 si [orig:140 ivtmp.283 ] [140])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 402 468 403 18 ./StatUtilities.cc:57 (set (reg:DF 27 xmm6 [141])
        (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:140 ivtmp.283 ] [140])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 390 (nil))
    (nil))

(insn:HI 403 402 404 18 ./StatUtilities.cc:57 (set (reg:DF 27 xmm6 [141])
        (minus:DF (reg:DF 27 xmm6 [141])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 402 (nil))
    (nil))

(insn:HI 404 403 405 18 ./StatUtilities.cc:57 (set (reg:DF 28 xmm7 [142])
        (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:140 ivtmp.283 ] [140])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 4 si [orig:140 ivtmp.283 ] [140])
        (nil)))

(insn:HI 405 404 406 18 ./StatUtilities.cc:57 (set (reg:DF 28 xmm7 [142])
        (minus:DF (reg:DF 28 xmm7 [142])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 404 (nil))
    (nil))

(insn:HI 406 405 407 18 ./StatUtilities.cc:57 (set (reg:DF 27 xmm6 [141])
        (mult:DF (reg:DF 27 xmm6 [141])
            (reg:DF 28 xmm7 [142]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 403 (insn_list:REG_DEP_TRUE 405 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [142])
        (nil)))

(insn:HI 407 406 409 18 ./StatUtilities.cc:57 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 27 xmm6 [141]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 387 (insn_list:REG_DEP_TRUE 406 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [141])
        (nil)))

(insn:HI 409 407 410 18 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 410 409 411 18 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.283 ] [84])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 411 410 412 18 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:83 i ] [83])
            (reg/v:SI 41 r12 [orig:67 n ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 409 (nil))
    (nil))

(jump_insn:HI 412 411 417 18 ./StatUtilities.cc:56 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 411 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 18, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 19, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 417 412 449 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 449 417 450 19 (set (pc)
        (label_ref 33)) 548 {jump} (nil)
    (nil))
;; End of basic block 19, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

(barrier:HI 450 449 458)

(note 458 450 0 NOTE_INSN_DELETED)


;; Function double cov(double*, double*, int) (_Z3covPdS_i)


Basic block 0:
Discarding chain di at insn 13 (terminate_all_read)
Discarding chain si at insn 13 (terminate_all_read)
Closing chain xmm4 at insn 459 (terminate_dead)
Discarding chain di at insn 18 (terminate_all_read)
Discarding chain si at insn 18 (terminate_all_read)
Register xmm4 (1): 14 [SSE_REGS] 459 [SSE_REGS]
Register xmm4 in insn 459; no available better choice

Basic block 1:

Basic block 2:
Closing chain ax at insn 52 (terminate_dead)
Closing chain xmm0 at insn 60 (terminate_dead)
Discarding chain xmm0 at insn 66 (terminate_all_read)
Register xmm0 (1): 52 [SSE_REGS] 60 [SSE_REGS]
Register ax (1): 470 [GENERAL_REGS] 52 [GENERAL_REGS]
Register xmm0 in insn 60; no available better choice
Register ax in insn 52; no available better choice

Basic block 3:
Closing chain xmm0 at insn 90 (terminate_dead)
Register xmm0 (1): 88 [SSE_REGS] 89 [SSE_REGS] 89 [SSE_REGS] 90 [SSE_REGS]
Register xmm0 in insn 90, renamed as xmm1

Basic block 4:

Basic block 5:

Basic block 6:

Basic block 7:

Basic block 8:

Basic block 9:

Basic block 10:

Basic block 11:
Closing chain xmm0 at insn 111 (terminate_dead)
Closing chain xmm1 at insn 112 (terminate_dead)
Register xmm1 (1): 107 [SSE_REGS] 108 [SSE_REGS] 108 [SSE_REGS] 111 [SSE_REGS] 111 [SSE_REGS] 112 [SSE_REGS]
Register xmm0 (1): 109 [SSE_REGS] 110 [SSE_REGS] 110 [SSE_REGS] 111 [SSE_REGS]
Register xmm1 in insn 112, renamed as xmm5
Register xmm0 in insn 111, renamed as xmm6

Basic block 12:
Closing chain xmm0 at insn 136 (terminate_dead)
Closing chain xmm1 at insn 137 (terminate_dead)
Register xmm1 (1): 132 [SSE_REGS] 133 [SSE_REGS] 133 [SSE_REGS] 136 [SSE_REGS] 136 [SSE_REGS] 137 [SSE_REGS]
Register xmm0 (1): 134 [SSE_REGS] 135 [SSE_REGS] 135 [SSE_REGS] 136 [SSE_REGS]
Register xmm1 in insn 137, renamed as xmm7
Register xmm0 in insn 136, renamed as xmm8

Basic block 13:
Closing chain xmm0 at insn 161 (terminate_dead)
Closing chain xmm1 at insn 162 (terminate_dead)
Register xmm1 (1): 157 [SSE_REGS] 158 [SSE_REGS] 158 [SSE_REGS] 161 [SSE_REGS] 161 [SSE_REGS] 162 [SSE_REGS]
Register xmm0 (1): 159 [SSE_REGS] 160 [SSE_REGS] 160 [SSE_REGS] 161 [SSE_REGS]
Register xmm1 in insn 162, renamed as xmm9
Register xmm0 in insn 161, renamed as xmm10

Basic block 14:
Closing chain xmm0 at insn 186 (terminate_dead)
Closing chain xmm1 at insn 187 (terminate_dead)
Register xmm1 (1): 182 [SSE_REGS] 183 [SSE_REGS] 183 [SSE_REGS] 186 [SSE_REGS] 186 [SSE_REGS] 187 [SSE_REGS]
Register xmm0 (1): 184 [SSE_REGS] 185 [SSE_REGS] 185 [SSE_REGS] 186 [SSE_REGS]
Register xmm1 in insn 187, renamed as xmm11
Register xmm0 in insn 186, renamed as xmm12

Basic block 15:
Closing chain xmm0 at insn 211 (terminate_dead)
Closing chain xmm1 at insn 212 (terminate_dead)
Register xmm1 (1): 207 [SSE_REGS] 208 [SSE_REGS] 208 [SSE_REGS] 211 [SSE_REGS] 211 [SSE_REGS] 212 [SSE_REGS]
Register xmm0 (1): 209 [SSE_REGS] 210 [SSE_REGS] 210 [SSE_REGS] 211 [SSE_REGS]
Register xmm1 in insn 212, renamed as xmm13
Register xmm0 in insn 211, renamed as xmm14

Basic block 16:
Closing chain xmm0 at insn 236 (terminate_dead)
Closing chain xmm1 at insn 237 (terminate_dead)
Register xmm1 (1): 232 [SSE_REGS] 233 [SSE_REGS] 233 [SSE_REGS] 236 [SSE_REGS] 236 [SSE_REGS] 237 [SSE_REGS]
Register xmm0 (1): 234 [SSE_REGS] 235 [SSE_REGS] 235 [SSE_REGS] 236 [SSE_REGS]
Register xmm1 in insn 237, renamed as xmm15
Register xmm0 in insn 236; no available better choice

Basic block 17:
Closing chain xmm0 at insn 261 (terminate_dead)
Closing chain xmm1 at insn 262 (terminate_dead)
Register xmm1 (1): 257 [SSE_REGS] 258 [SSE_REGS] 258 [SSE_REGS] 261 [SSE_REGS] 261 [SSE_REGS] 262 [SSE_REGS]
Register xmm0 (1): 259 [SSE_REGS] 260 [SSE_REGS] 260 [SSE_REGS] 261 [SSE_REGS]
Register xmm1 in insn 262; no available better choice
Register xmm0 in insn 261, renamed as xmm5

Basic block 18:
Closing chain xmm0 at insn 42 (terminate_dead)
Closing chain xmm1 at insn 43 (terminate_dead)
Closing chain ax at insn 284 (terminate_dead)
Closing chain xmm0 at insn 286 (terminate_dead)
Closing chain xmm1 at insn 287 (terminate_dead)
Closing chain ax at insn 304 (terminate_dead)
Closing chain xmm0 at insn 306 (terminate_dead)
Closing chain xmm1 at insn 307 (terminate_dead)
Closing chain ax at insn 324 (terminate_dead)
Closing chain xmm0 at insn 326 (terminate_dead)
Closing chain xmm1 at insn 327 (terminate_dead)
Closing chain ax at insn 344 (terminate_dead)
Closing chain xmm0 at insn 346 (terminate_dead)
Closing chain xmm1 at insn 347 (terminate_dead)
Closing chain ax at insn 364 (terminate_dead)
Closing chain xmm0 at insn 366 (terminate_dead)
Closing chain xmm1 at insn 367 (terminate_dead)
Closing chain ax at insn 384 (terminate_dead)
Closing chain xmm0 at insn 386 (terminate_dead)
Closing chain xmm1 at insn 387 (terminate_dead)
Closing chain ax at insn 404 (terminate_dead)
Closing chain xmm0 at insn 406 (terminate_dead)
Closing chain xmm1 at insn 407 (terminate_dead)
Register xmm1 (1): 402 [SSE_REGS] 403 [SSE_REGS] 403 [SSE_REGS] 406 [SSE_REGS] 406 [SSE_REGS] 407 [SSE_REGS]
Register xmm0 (1): 404 [SSE_REGS] 405 [SSE_REGS] 405 [SSE_REGS] 406 [SSE_REGS]
Register ax (1): 468 [GENERAL_REGS] 402 [INDEX_REGS] 404 [INDEX_REGS]
Register xmm1 (1): 382 [SSE_REGS] 383 [SSE_REGS] 383 [SSE_REGS] 386 [SSE_REGS] 386 [SSE_REGS] 387 [SSE_REGS]
Register xmm0 (1): 384 [SSE_REGS] 385 [SSE_REGS] 385 [SSE_REGS] 386 [SSE_REGS]
Register ax (1): 467 [GENERAL_REGS] 382 [INDEX_REGS] 384 [INDEX_REGS]
Register xmm1 (1): 362 [SSE_REGS] 363 [SSE_REGS] 363 [SSE_REGS] 366 [SSE_REGS] 366 [SSE_REGS] 367 [SSE_REGS]
Register xmm0 (1): 364 [SSE_REGS] 365 [SSE_REGS] 365 [SSE_REGS] 366 [SSE_REGS]
Register ax (1): 466 [GENERAL_REGS] 362 [INDEX_REGS] 364 [INDEX_REGS]
Register xmm1 (1): 342 [SSE_REGS] 343 [SSE_REGS] 343 [SSE_REGS] 346 [SSE_REGS] 346 [SSE_REGS] 347 [SSE_REGS]
Register xmm0 (1): 344 [SSE_REGS] 345 [SSE_REGS] 345 [SSE_REGS] 346 [SSE_REGS]
Register ax (1): 465 [GENERAL_REGS] 342 [INDEX_REGS] 344 [INDEX_REGS]
Register xmm1 (1): 322 [SSE_REGS] 323 [SSE_REGS] 323 [SSE_REGS] 326 [SSE_REGS] 326 [SSE_REGS] 327 [SSE_REGS]
Register xmm0 (1): 324 [SSE_REGS] 325 [SSE_REGS] 325 [SSE_REGS] 326 [SSE_REGS]
Register ax (1): 464 [GENERAL_REGS] 322 [INDEX_REGS] 324 [INDEX_REGS]
Register xmm1 (1): 302 [SSE_REGS] 303 [SSE_REGS] 303 [SSE_REGS] 306 [SSE_REGS] 306 [SSE_REGS] 307 [SSE_REGS]
Register xmm0 (1): 304 [SSE_REGS] 305 [SSE_REGS] 305 [SSE_REGS] 306 [SSE_REGS]
Register ax (1): 463 [GENERAL_REGS] 302 [INDEX_REGS] 304 [INDEX_REGS]
Register xmm1 (1): 282 [SSE_REGS] 283 [SSE_REGS] 283 [SSE_REGS] 286 [SSE_REGS] 286 [SSE_REGS] 287 [SSE_REGS]
Register xmm0 (1): 284 [SSE_REGS] 285 [SSE_REGS] 285 [SSE_REGS] 286 [SSE_REGS]
Register ax (1): 462 [GENERAL_REGS] 282 [INDEX_REGS] 284 [INDEX_REGS]
Register xmm1 (1): 38 [SSE_REGS] 39 [SSE_REGS] 39 [SSE_REGS] 42 [SSE_REGS] 42 [SSE_REGS] 43 [SSE_REGS]
Register xmm0 (1): 40 [SSE_REGS] 41 [SSE_REGS] 41 [SSE_REGS] 42 [SSE_REGS]
Register xmm1 in insn 407, renamed as xmm6
Register xmm0 in insn 406, renamed as xmm7
Register ax in insn 404, renamed as si
Register xmm1 in insn 387, renamed as xmm8
Register xmm0 in insn 386, renamed as xmm9
Register ax in insn 384, renamed as di
Register xmm1 in insn 367, renamed as xmm10
Register xmm0 in insn 366, renamed as xmm11
Register ax in insn 364, renamed as r8
Register xmm1 in insn 347, renamed as xmm12
Register xmm0 in insn 346, renamed as xmm13
Register ax in insn 344, renamed as r9
Register xmm1 in insn 327, renamed as xmm14
Register xmm0 in insn 326, renamed as xmm15
Register ax in insn 324, renamed as r10
Register xmm1 in insn 307; no available better choice
Register xmm0 in insn 306; no available better choice
Register ax in insn 304, renamed as r11
Register xmm1 in insn 287, renamed as xmm5
Register xmm0 in insn 286, renamed as xmm6
Register ax in insn 284; no available better choice
Register xmm1 in insn 43, renamed as xmm7
Register xmm0 in insn 42, renamed as xmm8

Basic block 19:

insn 11: replaced reg 41 with 1
insn 12: replaced reg 6 with 5
insn 459: replaced reg 25 with 21
insn 89: replaced reg 24 with 21
insn 110: replaced reg 24 with 21


deleted 1 noop movesdeleted 1 dead insns
(note:HI 1 0 8 ("./StatUtilities.cc") 34)

;; Start of basic block 0, registers live: 1 [dx] 3 [bx] 4 [si] 5 [di] 6 [bp] 7 [sp] 41 [r12]
(note:HI 8 1 472 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn/f 472 8 473 0 ./StatUtilities.cc:34 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 41 r12)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12)
        (nil)))

(insn/f 473 472 474 0 ./StatUtilities.cc:34 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 6 bp)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 6 bp)
        (nil)))

(insn/f 474 473 475 0 ./StatUtilities.cc:34 (set (mem:DI (pre_dec:DI (reg/f:DI 7 sp)) [0 S8 A8])
        (reg:DI 3 bx)) 74 {*pushdi2_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 3 bx)
        (nil)))

(insn/f 475 474 476 0 ./StatUtilities.cc:34 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(note 476 475 3 0 NOTE_INSN_PROLOGUE_END)

(insn:HI 3 476 4 0 ./StatUtilities.cc:34 (set (reg/v/f:DI 6 bp [orig:65 x ] [65])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 4 3 5 0 ./StatUtilities.cc:34 (set (reg/v/f:DI 3 bx [orig:66 y ] [66])
        (reg:DI 4 si [ y ])) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 4 si [ y ])
        (nil)))

(insn:HI 5 4 6 0 ./StatUtilities.cc:34 (set (reg/v:SI 41 r12 [orig:67 n ] [67])
        (reg:SI 1 dx [ n ])) 40 {*movsi_1} (nil)
    (nil))

(note:HI 6 5 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 6 11 0 ("./StatUtilities.cc") 38)

(insn:HI 11 10 13 0 ./StatUtilities.cc:38 (set (reg:SI 4 si [ n ])
        (reg:SI 1 dx [orig:67 n ] [67])) 40 {*movsi_1} (insn_list:REG_DEP_TRUE 5 (nil))
    (expr_list:REG_DEAD (reg:SI 1 dx [orig:67 n ] [67])
        (nil)))

(call_insn:HI 13 11 15 0 ./StatUtilities.cc:38 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("mean") [flags 0x41] <function_decl 0x2b096de7d700 mean>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 11 (insn_list:REG_DEP_TRUE 12 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ x ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(note:HI 15 13 16 0 ("./StatUtilities.cc") 39)

(insn:HI 16 15 17 0 ./StatUtilities.cc:39 (set (reg:SI 4 si [ n ])
        (reg/v:SI 41 r12 [orig:67 n ] [67])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 17 16 459 0 ./StatUtilities.cc:39 (set (reg:DI 5 di [ y ])
        (reg/v/f:DI 3 bx [orig:66 y ] [66])) 81 {*movdi_1_rex64} (insn_list:REG_DEP_TRUE 4 (nil))
    (nil))

(insn 459 17 18 0 ./StatUtilities.cc:39 (set (mem/c:DF (reg/f:DI 7 sp) [6 S8 A8])
        (reg:DF 21 xmm0 [25])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [25])
        (nil)))

(call_insn:HI 18 459 19 0 ./StatUtilities.cc:39 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("mean") [flags 0x41] <function_decl 0x2b096de7d700 mean>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_TRUE 17 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 si [ n ])
        (expr_list:REG_DEAD (reg:DI 5 di [ y ])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(insn:HI 19 18 20 0 ./StatUtilities.cc:39 (set (reg/v:DF 24 xmm3 [orig:61 my ] [61])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 18 (nil))
    (nil))

(note:HI 20 19 21 0 ("./StatUtilities.cc") 41)

(insn:HI 21 20 460 0 ./StatUtilities.cc:41 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 41 r12 [orig:67 n ] [67])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(insn 460 21 22 0 ./StatUtilities.cc:41 (set (reg:DF 25 xmm4)
        (mem/c:DF (reg/f:DI 7 sp) [6 S8 A8])) 94 {*movdf_integer} (nil)
    (nil))

(jump_insn:HI 22 460 24 0 ./StatUtilities.cc:41 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 21 (nil))
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 0, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 1, registers live: 7 [sp] 41 [r12]
(note:HI 24 22 471 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn 471 24 70 1 ./StatUtilities.cc:41 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (const_double:DF 0.0 [0x0.0p+0])) 94 {*movdf_integer} (nil)
    (nil))
;; End of basic block 1, registers live:
 7 [sp] 23 [xmm2] 41 [r12]

(note:HI 70 471 71 NOTE_INSN_LOOP_BEG)

(note:HI 71 70 49 NOTE_INSN_LOOP_END)

;; Start of basic block 2, registers live: 7 [sp] 23 [xmm2] 41 [r12]
(code_label:HI 49 71 50 2 133 "" [3 uses])

(note:HI 50 49 470 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 470 50 52 2 ./StatUtilities.cc:41 (set (reg:SI 0 ax [74])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:67 n ] [67])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (expr_list:REG_DEAD (reg:DI 41 r12 [orig:67 n ] [67])
        (nil)))

(insn:HI 52 470 53 2 ./StatUtilities.cc:41 (set (reg:DF 21 xmm0 [75])
        (float:DF (reg:SI 0 ax [74]))) 175 {*floatsidf2_sse} (insn_list:REG_DEP_TRUE 51 (nil))
    (expr_list:REG_DEAD (reg:SI 0 ax [74])
        (nil)))

(note:HI 53 52 57 2 NOTE_INSN_DELETED)

(note:HI 57 53 58 2 NOTE_INSN_FUNCTION_END)

(note:HI 58 57 60 2 ("./StatUtilities.cc") 45)

(insn:HI 60 58 461 2 ./StatUtilities.cc:45 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (div:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 21 xmm0 [75]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 52 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [75])
        (nil)))

(insn 461 60 66 2 ./StatUtilities.cc:45 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg/v:DF 23 xmm2 [orig:90 z ] [90])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (nil)))

(insn 66 461 84 2 ./StatUtilities.cc:45 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 60 (nil))
    (nil))

(note:HI 84 66 85 2 ("./StatUtilities.cc") 34)

(note:HI 85 84 92 2 ("./StatUtilities.cc") 42)

(note:HI 92 85 105 2 ("./StatUtilities.cc") 41)

(note:HI 105 92 106 2 ("./StatUtilities.cc") 34)

(note:HI 106 105 113 2 ("./StatUtilities.cc") 42)

(note:HI 113 106 130 2 ("./StatUtilities.cc") 41)

(note:HI 130 113 131 2 ("./StatUtilities.cc") 34)

(note:HI 131 130 138 2 ("./StatUtilities.cc") 42)

(note:HI 138 131 155 2 ("./StatUtilities.cc") 41)

(note:HI 155 138 156 2 ("./StatUtilities.cc") 34)

(note:HI 156 155 163 2 ("./StatUtilities.cc") 42)

(note:HI 163 156 180 2 ("./StatUtilities.cc") 41)

(note:HI 180 163 181 2 ("./StatUtilities.cc") 34)

(note:HI 181 180 188 2 ("./StatUtilities.cc") 42)

(note:HI 188 181 205 2 ("./StatUtilities.cc") 41)

(note:HI 205 188 206 2 ("./StatUtilities.cc") 34)

(note:HI 206 205 213 2 ("./StatUtilities.cc") 42)

(note:HI 213 206 230 2 ("./StatUtilities.cc") 41)

(note:HI 230 213 231 2 ("./StatUtilities.cc") 34)

(note:HI 231 230 238 2 ("./StatUtilities.cc") 42)

(note:HI 238 231 255 2 ("./StatUtilities.cc") 41)

(note:HI 255 238 256 2 ("./StatUtilities.cc") 34)

(note:HI 256 255 263 2 ("./StatUtilities.cc") 42)

(note:HI 263 256 35 2 ("./StatUtilities.cc") 41)

(note:HI 35 263 37 2 ("./StatUtilities.cc") 34)

(note:HI 37 35 44 2 ("./StatUtilities.cc") 42)

(note:HI 44 37 280 2 ("./StatUtilities.cc") 41)

(note:HI 280 44 281 2 ("./StatUtilities.cc") 34)

(note:HI 281 280 288 2 ("./StatUtilities.cc") 42)

(note:HI 288 281 300 2 ("./StatUtilities.cc") 41)

(note:HI 300 288 301 2 ("./StatUtilities.cc") 34)

(note:HI 301 300 308 2 ("./StatUtilities.cc") 42)

(note:HI 308 301 320 2 ("./StatUtilities.cc") 41)

(note:HI 320 308 321 2 ("./StatUtilities.cc") 34)

(note:HI 321 320 328 2 ("./StatUtilities.cc") 42)

(note:HI 328 321 340 2 ("./StatUtilities.cc") 41)

(note:HI 340 328 341 2 ("./StatUtilities.cc") 34)

(note:HI 341 340 348 2 ("./StatUtilities.cc") 42)

(note:HI 348 341 360 2 ("./StatUtilities.cc") 41)

(note:HI 360 348 361 2 ("./StatUtilities.cc") 34)

(note:HI 361 360 368 2 ("./StatUtilities.cc") 42)

(note:HI 368 361 380 2 ("./StatUtilities.cc") 41)

(note:HI 380 368 381 2 ("./StatUtilities.cc") 34)

(note:HI 381 380 388 2 ("./StatUtilities.cc") 42)

(note:HI 388 381 400 2 ("./StatUtilities.cc") 41)

(note:HI 400 388 401 2 ("./StatUtilities.cc") 34)

(note:HI 401 400 408 2 ("./StatUtilities.cc") 42)

(note:HI 408 401 477 2 ("./StatUtilities.cc") 41)

(note 477 408 478 2 NOTE_INSN_EPILOGUE_BEG)

(insn 478 477 479 2 ./StatUtilities.cc:45 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) 762 {pro_epilogue_adjust_stack_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 479 478 480 2 ./StatUtilities.cc:45 (parallel [
            (set (reg:DI 3 bx)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(insn 480 479 481 2 ./StatUtilities.cc:45 (parallel [
            (set (reg:DI 6 bp)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(insn 481 480 482 2 ./StatUtilities.cc:45 (parallel [
            (set (reg:DI 41 r12)
                (mem:DI (reg/f:DI 7 sp) [0 S8 A8]))
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 8 [0x8])))
        ]) 77 {popdi1} (nil)
    (nil))

(jump_insn 482 481 483 2 ./StatUtilities.cc:45 (return) 562 {return_internal} (nil)
    (nil))
;; End of basic block 2, registers live:
 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 41 [r12]

(barrier 483 482 28)

;; Start of basic block 3, registers live: 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 28 483 29 3 131 "" [1 uses])

(note:HI 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 30 29 79 3 NOTE_INSN_DELETED)

(note:HI 79 30 469 3 NOTE_INSN_DELETED)

(insn 469 79 81 3 (set (reg:SI 0 ax [80])
        (subreg:SI (plus:DI (reg:DI 41 r12 [orig:67 n ] [67])
                (const_int -1 [0xffffffffffffffff])) 0)) 194 {*lea_1_rex64} (nil)
    (nil))

(insn:HI 81 469 86 3 (parallel [
            (set (reg:SI 0 ax [80])
                (and:SI (reg:SI 0 ax [80])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 299 {*andsi_1} (insn_list:REG_DEP_TRUE 80 (nil))
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 86 81 87 3 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (mem:DF (reg/v/f:DI 6 bp [orig:65 x ] [65]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 87 86 88 3 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (minus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 86 (nil))
    (nil))

(insn:HI 88 87 89 3 ./StatUtilities.cc:42 (set (reg:DF 22 xmm1 [71])
        (mem:DF (reg/v/f:DI 3 bx [orig:66 y ] [66]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 89 88 90 3 ./StatUtilities.cc:42 (set (reg:DF 22 xmm1 [71])
        (minus:DF (reg:DF 22 xmm1 [71])
            (reg:DF 21 xmm0 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 88 (nil))
    (nil))

(insn:HI 90 89 91 3 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (mult:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 22 xmm1 [71]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 87 (insn_list:REG_DEP_TRUE 89 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [71])
        (nil)))

(insn:HI 91 90 93 3 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [2 S8 A64]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 90 (nil))
    (nil))

(insn:HI 93 91 94 3 ./StatUtilities.cc:41 (set (reg/v:SI 2 cx [orig:83 i ] [83])
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(insn:HI 94 93 95 3 ./StatUtilities.cc:41 (set (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
        (const_int 1 [0x1])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn:HI 95 94 96 3 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:83 i ] [83])
            (reg/v:SI 41 r12 [orig:67 n ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 93 (nil))
    (nil))

(jump_insn:HI 96 95 278 3 ./StatUtilities.cc:41 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 95 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 3, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 4, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 278 96 276 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn:HI 276 278 277 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn:HI 277 276 253 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 276 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
            (nil))))
;; End of basic block 4, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 5, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 253 277 251 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:HI 251 253 252 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 252 251 228 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 451)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 251 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1428 [0x594])
            (nil))))
;; End of basic block 5, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 6, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 228 252 226 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:HI 226 228 227 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 2 [0x2]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 227 226 203 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 452)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 226 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1666 [0x682])
            (nil))))
;; End of basic block 6, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 7, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 203 227 201 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:HI 201 203 202 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 3 [0x3]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 202 201 178 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 453)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 201 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
            (nil))))
;; End of basic block 7, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 8, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 178 202 176 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:HI 176 178 177 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 4 [0x4]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 177 176 153 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 454)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 176 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
            (nil))))
;; End of basic block 8, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 9, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 153 177 151 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:HI 151 153 152 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 5 [0x5]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn:HI 152 151 128 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 455)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 151 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
            (nil))))
;; End of basic block 9, registers live:
 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 10, registers live: 0 [ax] 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 128 152 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:HI 126 128 127 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 0 ax [80])
            (const_int 6 [0x6]))) 5 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax [80])
        (nil)))

(jump_insn:HI 127 126 118 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 456)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 126 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 10, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 11, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 21 [xmm0] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 118 127 107 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:HI 107 118 108 11 ./StatUtilities.cc:42 (set (reg:DF 26 xmm5 [147])
        (mem:DF (plus:DI (reg/v/f:DI 6 bp [orig:65 x ] [65])
                (const_int 8 [0x8])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 108 107 109 11 ./StatUtilities.cc:42 (set (reg:DF 26 xmm5 [147])
        (minus:DF (reg:DF 26 xmm5 [147])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 107 (nil))
    (nil))

(insn:HI 109 108 110 11 ./StatUtilities.cc:42 (set (reg:DF 27 xmm6 [148])
        (mem:DF (plus:DI (reg/v/f:DI 3 bx [orig:66 y ] [66])
                (const_int 8 [0x8])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 110 109 111 11 ./StatUtilities.cc:42 (set (reg:DF 27 xmm6 [148])
        (minus:DF (reg:DF 27 xmm6 [148])
            (reg:DF 21 xmm0 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 109 (nil))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [orig:61 my ] [61])
        (nil)))

(insn:HI 111 110 112 11 ./StatUtilities.cc:42 (set (reg:DF 26 xmm5 [147])
        (mult:DF (reg:DF 26 xmm5 [147])
            (reg:DF 27 xmm6 [148]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 108 (insn_list:REG_DEP_TRUE 110 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [148])
        (nil)))

(insn:HI 112 111 114 11 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 26 xmm5 [147]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 111 (nil))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [147])
        (nil)))

(insn:HI 114 112 115 11 ./StatUtilities.cc:41 (set (strict_low_part (reg:QI 2 cx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))

(insn:HI 115 114 456 11 ./StatUtilities.cc:41 (set (strict_low_part (reg:QI 1 dx))
        (const_int 2 [0x2])) 58 {*movstrictqi_1} (nil)
    (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
;; End of basic block 11, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 12, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 456 115 143 12 167 "" [1 uses])

(note:HI 143 456 132 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:HI 132 143 133 12 ./StatUtilities.cc:42 (set (reg:DF 28 xmm7 [152])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 133 132 134 12 ./StatUtilities.cc:42 (set (reg:DF 28 xmm7 [152])
        (minus:DF (reg:DF 28 xmm7 [152])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 132 (nil))
    (nil))

(insn:HI 134 133 135 12 ./StatUtilities.cc:42 (set (reg:DF 45 xmm8 [153])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 135 134 136 12 ./StatUtilities.cc:42 (set (reg:DF 45 xmm8 [153])
        (minus:DF (reg:DF 45 xmm8 [153])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 134 (nil))
    (nil))

(insn:HI 136 135 137 12 ./StatUtilities.cc:42 (set (reg:DF 28 xmm7 [152])
        (mult:DF (reg:DF 28 xmm7 [152])
            (reg:DF 45 xmm8 [153]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 133 (insn_list:REG_DEP_TRUE 135 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [153])
        (nil)))

(insn:HI 137 136 139 12 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 28 xmm7 [152]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 136 (nil))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [152])
        (nil)))

(insn:HI 139 137 140 12 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 140 139 455 12 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 13, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 455 140 168 13 166 "" [1 uses])

(note:HI 168 455 157 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn:HI 157 168 158 13 ./StatUtilities.cc:42 (set (reg:DF 46 xmm9 [157])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 158 157 159 13 ./StatUtilities.cc:42 (set (reg:DF 46 xmm9 [157])
        (minus:DF (reg:DF 46 xmm9 [157])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 157 (nil))
    (nil))

(insn:HI 159 158 160 13 ./StatUtilities.cc:42 (set (reg:DF 47 xmm10 [158])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 160 159 161 13 ./StatUtilities.cc:42 (set (reg:DF 47 xmm10 [158])
        (minus:DF (reg:DF 47 xmm10 [158])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 159 (nil))
    (nil))

(insn:HI 161 160 162 13 ./StatUtilities.cc:42 (set (reg:DF 46 xmm9 [157])
        (mult:DF (reg:DF 46 xmm9 [157])
            (reg:DF 47 xmm10 [158]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 158 (insn_list:REG_DEP_TRUE 160 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [158])
        (nil)))

(insn:HI 162 161 164 13 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 46 xmm9 [157]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 161 (nil))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [157])
        (nil)))

(insn:HI 164 162 165 13 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 165 164 454 13 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 14, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 454 165 193 14 165 "" [1 uses])

(note:HI 193 454 182 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:HI 182 193 183 14 ./StatUtilities.cc:42 (set (reg:DF 48 xmm11 [162])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 183 182 184 14 ./StatUtilities.cc:42 (set (reg:DF 48 xmm11 [162])
        (minus:DF (reg:DF 48 xmm11 [162])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 182 (nil))
    (nil))

(insn:HI 184 183 185 14 ./StatUtilities.cc:42 (set (reg:DF 49 xmm12 [163])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 185 184 186 14 ./StatUtilities.cc:42 (set (reg:DF 49 xmm12 [163])
        (minus:DF (reg:DF 49 xmm12 [163])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 184 (nil))
    (nil))

(insn:HI 186 185 187 14 ./StatUtilities.cc:42 (set (reg:DF 48 xmm11 [162])
        (mult:DF (reg:DF 48 xmm11 [162])
            (reg:DF 49 xmm12 [163]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 183 (insn_list:REG_DEP_TRUE 185 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [163])
        (nil)))

(insn:HI 187 186 189 14 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 48 xmm11 [162]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 186 (nil))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [162])
        (nil)))

(insn:HI 189 187 190 14 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 190 189 453 14 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 15, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 453 190 218 15 164 "" [1 uses])

(note:HI 218 453 207 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn:HI 207 218 208 15 ./StatUtilities.cc:42 (set (reg:DF 50 xmm13 [167])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 208 207 209 15 ./StatUtilities.cc:42 (set (reg:DF 50 xmm13 [167])
        (minus:DF (reg:DF 50 xmm13 [167])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 207 (nil))
    (nil))

(insn:HI 209 208 210 15 ./StatUtilities.cc:42 (set (reg:DF 51 xmm14 [168])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 210 209 211 15 ./StatUtilities.cc:42 (set (reg:DF 51 xmm14 [168])
        (minus:DF (reg:DF 51 xmm14 [168])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 209 (nil))
    (nil))

(insn:HI 211 210 212 15 ./StatUtilities.cc:42 (set (reg:DF 50 xmm13 [167])
        (mult:DF (reg:DF 50 xmm13 [167])
            (reg:DF 51 xmm14 [168]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 208 (insn_list:REG_DEP_TRUE 210 (nil)))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [168])
        (nil)))

(insn:HI 212 211 214 15 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 50 xmm13 [167]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 211 (nil))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [167])
        (nil)))

(insn:HI 214 212 215 15 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 215 214 452 15 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 16, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 452 215 243 16 163 "" [1 uses])

(note:HI 243 452 232 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:HI 232 243 233 16 ./StatUtilities.cc:42 (set (reg:DF 52 xmm15 [172])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 233 232 234 16 ./StatUtilities.cc:42 (set (reg:DF 52 xmm15 [172])
        (minus:DF (reg:DF 52 xmm15 [172])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 232 (nil))
    (nil))

(insn:HI 234 233 235 16 ./StatUtilities.cc:42 (set (reg:DF 21 xmm0 [173])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 235 234 236 16 ./StatUtilities.cc:42 (set (reg:DF 21 xmm0 [173])
        (minus:DF (reg:DF 21 xmm0 [173])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 234 (nil))
    (nil))

(insn:HI 236 235 237 16 ./StatUtilities.cc:42 (set (reg:DF 52 xmm15 [172])
        (mult:DF (reg:DF 52 xmm15 [172])
            (reg:DF 21 xmm0 [173]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 233 (insn_list:REG_DEP_TRUE 235 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [173])
        (nil)))

(insn:HI 237 236 239 16 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 52 xmm15 [172]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 236 (nil))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [172])
        (nil)))

(insn:HI 239 237 240 16 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 240 239 451 16 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 16, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 17, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 451 240 268 17 162 "" [1 uses])

(note:HI 268 451 257 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:HI 257 268 258 17 ./StatUtilities.cc:42 (set (reg:DF 22 xmm1 [177])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 258 257 259 17 ./StatUtilities.cc:42 (set (reg:DF 22 xmm1 [177])
        (minus:DF (reg:DF 22 xmm1 [177])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 257 (nil))
    (nil))

(insn:HI 259 258 260 17 ./StatUtilities.cc:42 (set (reg:DF 26 xmm5 [178])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 260 259 261 17 ./StatUtilities.cc:42 (set (reg:DF 26 xmm5 [178])
        (minus:DF (reg:DF 26 xmm5 [178])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 259 (nil))
    (nil))

(insn:HI 261 260 262 17 ./StatUtilities.cc:42 (set (reg:DF 22 xmm1 [177])
        (mult:DF (reg:DF 22 xmm1 [177])
            (reg:DF 26 xmm5 [178]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 258 (insn_list:REG_DEP_TRUE 260 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [178])
        (nil)))

(insn:HI 262 261 264 17 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 22 xmm1 [177]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 261 (nil))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [177])
        (nil)))

(insn:HI 264 262 265 17 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 265 264 266 17 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 266 265 267 17 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:83 i ] [83])
            (reg/v:SI 41 r12 [orig:67 n ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 264 (nil))
    (nil))

(jump_insn:HI 267 266 33 17 ./StatUtilities.cc:41 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 266 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 17, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 18, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(code_label:HI 33 267 34 18 134 "" [2 uses])

(note:HI 34 33 38 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:HI 38 34 39 18 ./StatUtilities.cc:42 (set (reg:DF 28 xmm7 [85])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 39 38 40 18 ./StatUtilities.cc:42 (set (reg:DF 28 xmm7 [85])
        (minus:DF (reg:DF 28 xmm7 [85])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 38 (nil))
    (nil))

(insn:HI 40 39 41 18 ./StatUtilities.cc:42 (set (reg:DF 45 xmm8 [86])
        (mem:DF (plus:DI (mult:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (nil))

(insn:HI 41 40 42 18 ./StatUtilities.cc:42 (set (reg:DF 45 xmm8 [86])
        (minus:DF (reg:DF 45 xmm8 [86])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 40 (nil))
    (nil))

(insn:HI 42 41 43 18 ./StatUtilities.cc:42 (set (reg:DF 28 xmm7 [85])
        (mult:DF (reg:DF 28 xmm7 [85])
            (reg:DF 45 xmm8 [86]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 41 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [86])
        (nil)))

(insn:HI 43 42 462 18 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 28 xmm7 [85]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 42 (nil))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [85])
        (nil)))

(insn 462 43 282 18 ./StatUtilities.cc:41 (set (reg:DI 0 ax [81])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
            (const_int 1 [0x1]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 282 462 283 18 ./StatUtilities.cc:42 (set (reg:DF 26 xmm5 [93])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [81])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 420 (nil))
    (nil))

(insn:HI 283 282 284 18 ./StatUtilities.cc:42 (set (reg:DF 26 xmm5 [93])
        (minus:DF (reg:DF 26 xmm5 [93])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 282 (nil))
    (nil))

(insn:HI 284 283 285 18 ./StatUtilities.cc:42 (set (reg:DF 27 xmm6 [94])
        (mem:DF (plus:DI (mult:DI (reg:DI 0 ax [81])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 0 ax [81])
        (nil)))

(insn:HI 285 284 286 18 ./StatUtilities.cc:42 (set (reg:DF 27 xmm6 [94])
        (minus:DF (reg:DF 27 xmm6 [94])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 284 (nil))
    (nil))

(insn:HI 286 285 287 18 ./StatUtilities.cc:42 (set (reg:DF 26 xmm5 [93])
        (mult:DF (reg:DF 26 xmm5 [93])
            (reg:DF 27 xmm6 [94]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 283 (insn_list:REG_DEP_TRUE 285 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [94])
        (nil)))

(insn:HI 287 286 463 18 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 26 xmm5 [93]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_TRUE 286 (nil)))
    (expr_list:REG_DEAD (reg:DF 26 xmm5 [93])
        (nil)))

(insn 463 287 302 18 ./StatUtilities.cc:41 (set (reg:DI 40 r11 [orig:100 ivtmp.319 ] [100])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
            (const_int 2 [0x2]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 302 463 303 18 ./StatUtilities.cc:42 (set (reg:DF 22 xmm1 [101])
        (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:100 ivtmp.319 ] [100])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 290 (nil))
    (nil))

(insn:HI 303 302 304 18 ./StatUtilities.cc:42 (set (reg:DF 22 xmm1 [101])
        (minus:DF (reg:DF 22 xmm1 [101])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 302 (nil))
    (nil))

(insn:HI 304 303 305 18 ./StatUtilities.cc:42 (set (reg:DF 21 xmm0 [102])
        (mem:DF (plus:DI (mult:DI (reg:DI 40 r11 [orig:100 ivtmp.319 ] [100])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 40 r11 [orig:100 ivtmp.319 ] [100])
        (nil)))

(insn:HI 305 304 306 18 ./StatUtilities.cc:42 (set (reg:DF 21 xmm0 [102])
        (minus:DF (reg:DF 21 xmm0 [102])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 304 (nil))
    (nil))

(insn:HI 306 305 307 18 ./StatUtilities.cc:42 (set (reg:DF 22 xmm1 [101])
        (mult:DF (reg:DF 22 xmm1 [101])
            (reg:DF 21 xmm0 [102]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 303 (insn_list:REG_DEP_TRUE 305 (nil)))
    (expr_list:REG_DEAD (reg:DF 21 xmm0 [102])
        (nil)))

(insn:HI 307 306 464 18 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 22 xmm1 [101]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 287 (insn_list:REG_DEP_TRUE 306 (nil)))
    (expr_list:REG_DEAD (reg:DF 22 xmm1 [101])
        (nil)))

(insn 464 307 322 18 ./StatUtilities.cc:41 (set (reg:DI 39 r10 [orig:108 ivtmp.319 ] [108])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
            (const_int 3 [0x3]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 322 464 323 18 ./StatUtilities.cc:42 (set (reg:DF 51 xmm14 [109])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:108 ivtmp.319 ] [108])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 310 (nil))
    (nil))

(insn:HI 323 322 324 18 ./StatUtilities.cc:42 (set (reg:DF 51 xmm14 [109])
        (minus:DF (reg:DF 51 xmm14 [109])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 322 (nil))
    (nil))

(insn:HI 324 323 325 18 ./StatUtilities.cc:42 (set (reg:DF 52 xmm15 [110])
        (mem:DF (plus:DI (mult:DI (reg:DI 39 r10 [orig:108 ivtmp.319 ] [108])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 39 r10 [orig:108 ivtmp.319 ] [108])
        (nil)))

(insn:HI 325 324 326 18 ./StatUtilities.cc:42 (set (reg:DF 52 xmm15 [110])
        (minus:DF (reg:DF 52 xmm15 [110])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 324 (nil))
    (nil))

(insn:HI 326 325 327 18 ./StatUtilities.cc:42 (set (reg:DF 51 xmm14 [109])
        (mult:DF (reg:DF 51 xmm14 [109])
            (reg:DF 52 xmm15 [110]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 323 (insn_list:REG_DEP_TRUE 325 (nil)))
    (expr_list:REG_DEAD (reg:DF 52 xmm15 [110])
        (nil)))

(insn:HI 327 326 465 18 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 51 xmm14 [109]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 307 (insn_list:REG_DEP_TRUE 326 (nil)))
    (expr_list:REG_DEAD (reg:DF 51 xmm14 [109])
        (nil)))

(insn 465 327 342 18 ./StatUtilities.cc:41 (set (reg:DI 38 r9 [orig:116 ivtmp.319 ] [116])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
            (const_int 4 [0x4]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 342 465 343 18 ./StatUtilities.cc:42 (set (reg:DF 49 xmm12 [117])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:116 ivtmp.319 ] [116])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 330 (nil))
    (nil))

(insn:HI 343 342 344 18 ./StatUtilities.cc:42 (set (reg:DF 49 xmm12 [117])
        (minus:DF (reg:DF 49 xmm12 [117])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 342 (nil))
    (nil))

(insn:HI 344 343 345 18 ./StatUtilities.cc:42 (set (reg:DF 50 xmm13 [118])
        (mem:DF (plus:DI (mult:DI (reg:DI 38 r9 [orig:116 ivtmp.319 ] [116])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 38 r9 [orig:116 ivtmp.319 ] [116])
        (nil)))

(insn:HI 345 344 346 18 ./StatUtilities.cc:42 (set (reg:DF 50 xmm13 [118])
        (minus:DF (reg:DF 50 xmm13 [118])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 344 (nil))
    (nil))

(insn:HI 346 345 347 18 ./StatUtilities.cc:42 (set (reg:DF 49 xmm12 [117])
        (mult:DF (reg:DF 49 xmm12 [117])
            (reg:DF 50 xmm13 [118]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 343 (insn_list:REG_DEP_TRUE 345 (nil)))
    (expr_list:REG_DEAD (reg:DF 50 xmm13 [118])
        (nil)))

(insn:HI 347 346 466 18 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 49 xmm12 [117]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 327 (insn_list:REG_DEP_TRUE 346 (nil)))
    (expr_list:REG_DEAD (reg:DF 49 xmm12 [117])
        (nil)))

(insn 466 347 362 18 ./StatUtilities.cc:41 (set (reg:DI 37 r8 [orig:124 ivtmp.319 ] [124])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
            (const_int 5 [0x5]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 362 466 363 18 ./StatUtilities.cc:42 (set (reg:DF 47 xmm10 [125])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:124 ivtmp.319 ] [124])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 350 (nil))
    (nil))

(insn:HI 363 362 364 18 ./StatUtilities.cc:42 (set (reg:DF 47 xmm10 [125])
        (minus:DF (reg:DF 47 xmm10 [125])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 362 (nil))
    (nil))

(insn:HI 364 363 365 18 ./StatUtilities.cc:42 (set (reg:DF 48 xmm11 [126])
        (mem:DF (plus:DI (mult:DI (reg:DI 37 r8 [orig:124 ivtmp.319 ] [124])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 37 r8 [orig:124 ivtmp.319 ] [124])
        (nil)))

(insn:HI 365 364 366 18 ./StatUtilities.cc:42 (set (reg:DF 48 xmm11 [126])
        (minus:DF (reg:DF 48 xmm11 [126])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 364 (nil))
    (nil))

(insn:HI 366 365 367 18 ./StatUtilities.cc:42 (set (reg:DF 47 xmm10 [125])
        (mult:DF (reg:DF 47 xmm10 [125])
            (reg:DF 48 xmm11 [126]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 363 (insn_list:REG_DEP_TRUE 365 (nil)))
    (expr_list:REG_DEAD (reg:DF 48 xmm11 [126])
        (nil)))

(insn:HI 367 366 467 18 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 47 xmm10 [125]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 347 (insn_list:REG_DEP_TRUE 366 (nil)))
    (expr_list:REG_DEAD (reg:DF 47 xmm10 [125])
        (nil)))

(insn 467 367 382 18 ./StatUtilities.cc:41 (set (reg:DI 5 di [orig:132 ivtmp.319 ] [132])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
            (const_int 6 [0x6]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 382 467 383 18 ./StatUtilities.cc:42 (set (reg:DF 45 xmm8 [133])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:132 ivtmp.319 ] [132])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 370 (nil))
    (nil))

(insn:HI 383 382 384 18 ./StatUtilities.cc:42 (set (reg:DF 45 xmm8 [133])
        (minus:DF (reg:DF 45 xmm8 [133])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 382 (nil))
    (nil))

(insn:HI 384 383 385 18 ./StatUtilities.cc:42 (set (reg:DF 46 xmm9 [134])
        (mem:DF (plus:DI (mult:DI (reg:DI 5 di [orig:132 ivtmp.319 ] [132])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 5 di [orig:132 ivtmp.319 ] [132])
        (nil)))

(insn:HI 385 384 386 18 ./StatUtilities.cc:42 (set (reg:DF 46 xmm9 [134])
        (minus:DF (reg:DF 46 xmm9 [134])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 384 (nil))
    (nil))

(insn:HI 386 385 387 18 ./StatUtilities.cc:42 (set (reg:DF 45 xmm8 [133])
        (mult:DF (reg:DF 45 xmm8 [133])
            (reg:DF 46 xmm9 [134]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 383 (insn_list:REG_DEP_TRUE 385 (nil)))
    (expr_list:REG_DEAD (reg:DF 46 xmm9 [134])
        (nil)))

(insn:HI 387 386 468 18 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 45 xmm8 [133]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 367 (insn_list:REG_DEP_TRUE 386 (nil)))
    (expr_list:REG_DEAD (reg:DF 45 xmm8 [133])
        (nil)))

(insn 468 387 402 18 ./StatUtilities.cc:41 (set (reg:DI 4 si [orig:140 ivtmp.319 ] [140])
        (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
            (const_int 7 [0x7]))) 196 {*lea_2_rex64} (nil)
    (nil))

(insn:HI 402 468 403 18 ./StatUtilities.cc:42 (set (reg:DF 27 xmm6 [141])
        (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:140 ivtmp.319 ] [140])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 6 bp [orig:65 x ] [65])) [2 S8 A64])) 94 {*movdf_integer} (insn_list:REG_DEP_TRUE 390 (nil))
    (nil))

(insn:HI 403 402 404 18 ./StatUtilities.cc:42 (set (reg:DF 27 xmm6 [141])
        (minus:DF (reg:DF 27 xmm6 [141])
            (reg/v:DF 25 xmm4 [orig:62 mx ] [62]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 402 (nil))
    (nil))

(insn:HI 404 403 405 18 ./StatUtilities.cc:42 (set (reg:DF 28 xmm7 [142])
        (mem:DF (plus:DI (mult:DI (reg:DI 4 si [orig:140 ivtmp.319 ] [140])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 3 bx [orig:66 y ] [66])) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_DEAD (reg:DI 4 si [orig:140 ivtmp.319 ] [140])
        (nil)))

(insn:HI 405 404 406 18 ./StatUtilities.cc:42 (set (reg:DF 28 xmm7 [142])
        (minus:DF (reg:DF 28 xmm7 [142])
            (reg/v:DF 24 xmm3 [orig:61 my ] [61]))) 619 {*fop_df_1_sse} (insn_list:REG_DEP_TRUE 404 (nil))
    (nil))

(insn:HI 406 405 407 18 ./StatUtilities.cc:42 (set (reg:DF 27 xmm6 [141])
        (mult:DF (reg:DF 27 xmm6 [141])
            (reg:DF 28 xmm7 [142]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 403 (insn_list:REG_DEP_TRUE 405 (nil)))
    (expr_list:REG_DEAD (reg:DF 28 xmm7 [142])
        (nil)))

(insn:HI 407 406 409 18 ./StatUtilities.cc:42 (set (reg/v:DF 23 xmm2 [orig:90 z ] [90])
        (plus:DF (reg/v:DF 23 xmm2 [orig:90 z ] [90])
            (reg:DF 27 xmm6 [141]))) 616 {*fop_df_comm_sse} (insn_list:REG_DEP_TRUE 387 (insn_list:REG_DEP_TRUE 406 (nil)))
    (expr_list:REG_DEAD (reg:DF 27 xmm6 [141])
        (nil)))

(insn:HI 409 407 410 18 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 2 cx [orig:83 i ] [83])
                (plus:SI (reg/v:SI 2 cx [orig:83 i ] [83])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 410 409 411 18 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                (plus:DI (reg:DI 1 dx [orig:84 ivtmp.319 ] [84])
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn:HI 411 410 412 18 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 2 cx [orig:83 i ] [83])
            (reg/v:SI 41 r12 [orig:67 n ] [67]))) 5 {*cmpsi_1_insn} (insn_list:REG_DEP_TRUE 409 (nil))
    (nil))

(jump_insn:HI 412 411 417 18 ./StatUtilities.cc:41 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (insn_list:REG_DEP_TRUE 411 (nil))
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 18, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

;; Start of basic block 19, registers live: 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]
(note:HI 417 412 449 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn:HI 449 417 450 19 (set (pc)
        (label_ref 33)) 548 {jump} (nil)
    (nil))
;; End of basic block 19, registers live:
 1 [dx] 2 [cx] 3 [bx] 6 [bp] 7 [sp] 23 [xmm2] 24 [xmm3] 25 [xmm4] 41 [r12]

(barrier:HI 450 449 458)

(note 458 450 0 NOTE_INSN_DELETED)

