

================================================================
== Vivado HLS Report for 'ddr_to_axis_reader'
================================================================
* Date:           Mon Jun  3 12:10:28 2019

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        DDR_TO_AXIS_READER_VGA64_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  346576|  346576|  346576|  346576|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                        |  346575|  346575|      4621|          -|          -|    75|    no    |
        | + memcpy.buffer.base_ddr_addr  |     513|     513|         3|          1|          1|   512|    yes   |
        | + Loop 1.2                     |    4097|    4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond1)
	10  / (!exitcond1)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / true
13 --> 
	16  / (tmp_7)
	14  / (!tmp_7)
14 --> 
	15  / true
15 --> 
	13  / true
16 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.92ns
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V), !map !59"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !63"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %frame_index_V), !map !69"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %frame_count), !map !73"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %frame_count_equals), !map !77"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @ddr_to_axis_reader_s) nounwind"
ST_1 : Operation 23 [1/1] (1.23ns)   --->   "%buffer = alloca [512 x i64], align 16" [ddr_to_axis_reader.cpp:18]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %frame_count_equals, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:12]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %frame_count, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:13]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:14]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 128, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:15]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* %frame_index_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:16]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ddr_to_axis_reader.cpp:19]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inner_index_V = call i3 @_ssdm_op_Read.ap_none.i3P(i3* %frame_index_V)" [ddr_to_axis_reader.cpp:27]
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%inner_index_V_2 = add i3 %inner_index_V, -1" [ddr_to_axis_reader.cpp:34]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = zext i3 %inner_index_V_2 to i32" [ddr_to_axis_reader.cpp:37]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_cast3 = zext i3 %inner_index_V_2 to i22" [ddr_to_axis_reader.cpp:37]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %inner_index_V_2 to i4" [ddr_to_axis_reader.cpp:37]
ST_1 : Operation 35 [1/1] (2.59ns)   --->   "%tmp_1 = mul i22 %tmp_cast3, 307200" [ddr_to_axis_reader.cpp:37]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%offset_cast = call i19 @_ssdm_op_PartSelect.i19.i22.i32.i32(i22 %tmp_1, i32 3, i32 21)" [ddr_to_axis_reader.cpp:37]
ST_1 : Operation 37 [1/1] (0.65ns)   --->   "br label %1" [ddr_to_axis_reader.cpp:38]

 <State 2> : 8.75ns
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%offset1 = phi i19 [ %offset_cast, %0 ], [ %offset, %4 ]"
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_1, %4 ]"
ST_2 : Operation 40 [1/1] (0.81ns)   --->   "%exitcond = icmp eq i7 %i, -53" [ddr_to_axis_reader.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)"
ST_2 : Operation 42 [1/1] (0.77ns)   --->   "%i_1 = add i7 %i, 1" [ddr_to_axis_reader.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %2" [ddr_to_axis_reader.cpp:38]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = zext i19 %offset1 to i64" [ddr_to_axis_reader.cpp:40]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %tmp_5" [ddr_to_axis_reader.cpp:40]
ST_2 : Operation 46 [7/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:40]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%frame_count_inner_lo = load i32* @frame_count_inner, align 4" [ddr_to_axis_reader.cpp:49]
ST_2 : Operation 48 [1/1] (1.01ns)   --->   "%tmp_3 = add nsw i32 1, %frame_count_inner_lo" [ddr_to_axis_reader.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "store i32 %tmp_3, i32* @frame_count_inner, align 4" [ddr_to_axis_reader.cpp:49]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %frame_count, i32 %tmp_3)" [ddr_to_axis_reader.cpp:50]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%index_old_load = load i32* @index_old, align 4" [ddr_to_axis_reader.cpp:52]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %index_old_load to i4" [ddr_to_axis_reader.cpp:52]
ST_2 : Operation 53 [1/1] (0.72ns)   --->   "%tmp_4 = icmp eq i4 %tmp_cast, %tmp_2" [ddr_to_axis_reader.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %6, label %._crit_edge" [ddr_to_axis_reader.cpp:52]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%frame_count_equals_i_1 = load i32* @frame_count_equals_i, align 4" [ddr_to_axis_reader.cpp:54]
ST_2 : Operation 56 [1/1] (1.01ns)   --->   "%tmp_6 = add nsw i32 %frame_count_equals_i_1, 1" [ddr_to_axis_reader.cpp:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %tmp_6, i32* @frame_count_equals_i, align 4" [ddr_to_axis_reader.cpp:54]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %frame_count_equals, i32 %tmp_6)" [ddr_to_axis_reader.cpp:55]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge" [ddr_to_axis_reader.cpp:56]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %tmp, i32* @index_old, align 4" [ddr_to_axis_reader.cpp:58]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [ddr_to_axis_reader.cpp:61]

 <State 3> : 8.75ns
ST_3 : Operation 62 [6/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:40]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 8.75ns
ST_4 : Operation 63 [5/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:40]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 8.75ns
ST_5 : Operation 64 [4/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:40]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 8.75ns
ST_6 : Operation 65 [3/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:40]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 66 [2/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:40]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 8.75ns
ST_8 : Operation 67 [1/7] (8.75ns)   --->   "%base_ddr_addr_addr_1 = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)" [ddr_to_axis_reader.cpp:40]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 68 [1/1] (0.65ns)   --->   "br label %burst.rd.header"

 <State 9> : 0.91ns
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%indvar = phi i10 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]"
ST_9 : Operation 70 [1/1] (0.91ns)   --->   "%exitcond1 = icmp eq i10 %indvar, -512"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"
ST_9 : Operation 72 [1/1] (0.78ns)   --->   "%indvar_next = add i10 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %burst.rd.end.preheader, label %burst.rd.body"

 <State 10> : 8.75ns
ST_10 : Operation 74 [1/1] (8.75ns)   --->   "%base_ddr_addr_addr_r = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %base_ddr_addr_addr)" [ddr_to_axis_reader.cpp:40]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 1.24ns
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7)"
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_buffer_OC_s) nounwind"
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%indvar1 = zext i10 %indvar to i64"
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [512 x i64]* %buffer, i64 0, i64 %indvar1" [ddr_to_axis_reader.cpp:40]
ST_11 : Operation 80 [1/1] (1.23ns)   --->   "store i64 %base_ddr_addr_addr_r, i64* %buffer_addr, align 8" [ddr_to_axis_reader.cpp:40]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 12> : 0.66ns
ST_12 : Operation 83 [1/1] (0.65ns)   --->   "br label %burst.rd.end" [ddr_to_axis_reader.cpp:41]

 <State 13> : 1.39ns
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%j = phi i13 [ %j_1, %3 ], [ 0, %burst.rd.end.preheader ]"
ST_13 : Operation 85 [1/1] (1.00ns)   --->   "%tmp_7 = icmp eq i13 %j, -4096" [ddr_to_axis_reader.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"
ST_13 : Operation 87 [1/1] (0.82ns)   --->   "%j_1 = add i13 %j, 1" [ddr_to_axis_reader.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %4, label %3" [ddr_to_axis_reader.cpp:41]
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i13 %j to i3" [ddr_to_axis_reader.cpp:41]
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%gepindex_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j, i32 3, i32 11)" [ddr_to_axis_reader.cpp:41]
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%gepindex2_cast = zext i9 %gepindex_cast to i64" [ddr_to_axis_reader.cpp:41]
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex2_cast" [ddr_to_axis_reader.cpp:41]
ST_13 : Operation 93 [2/2] (1.23ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [ddr_to_axis_reader.cpp:41]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

 <State 14> : 3.51ns
ST_14 : Operation 94 [1/2] (1.23ns)   --->   "%buffer_load = load i64* %buffer_addr_1, align 8" [ddr_to_axis_reader.cpp:41]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%start_pos = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_8, i3 0)" [ddr_to_axis_reader.cpp:41]
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%end_pos = or i6 %start_pos, 7" [ddr_to_axis_reader.cpp:41]
ST_14 : Operation 97 [1/1] (0.78ns)   --->   "%tmp_10 = icmp ugt i6 %start_pos, %end_pos" [ddr_to_axis_reader.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_11 = zext i6 %start_pos to i7" [ddr_to_axis_reader.cpp:41]
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_12 = zext i6 %end_pos to i7" [ddr_to_axis_reader.cpp:41]
ST_14 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_13 = call i64 @llvm.part.select.i64(i64 %buffer_load, i32 63, i32 0)" [ddr_to_axis_reader.cpp:41]
ST_14 : Operation 101 [1/1] (0.78ns)   --->   "%tmp_14 = sub i7 %tmp_11, %tmp_12" [ddr_to_axis_reader.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_15 = xor i7 %tmp_11, 63" [ddr_to_axis_reader.cpp:41]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.78ns)   --->   "%tmp_16 = sub i7 %tmp_12, %tmp_11" [ddr_to_axis_reader.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_20)   --->   "%tmp_17 = select i1 %tmp_10, i7 %tmp_14, i7 %tmp_16" [ddr_to_axis_reader.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_18 = select i1 %tmp_10, i64 %tmp_13, i64 %buffer_load" [ddr_to_axis_reader.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_19 = select i1 %tmp_10, i7 %tmp_15, i7 %tmp_11" [ddr_to_axis_reader.cpp:41]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.77ns) (out node of the LUT)   --->   "%tmp_20 = sub i7 63, %tmp_17" [ddr_to_axis_reader.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp_23)   --->   "%tmp_21 = zext i7 %tmp_19 to i64" [ddr_to_axis_reader.cpp:41]
ST_14 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_22 = zext i7 %tmp_20 to i64" [ddr_to_axis_reader.cpp:41]
ST_14 : Operation 110 [1/1] (1.53ns) (out node of the LUT)   --->   "%tmp_23 = lshr i64 %tmp_18, %tmp_21" [ddr_to_axis_reader.cpp:41]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_24 = lshr i64 -1, %tmp_22" [ddr_to_axis_reader.cpp:41]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.73ns) (out node of the LUT)   --->   "%tmp_25 = and i64 %tmp_23, %tmp_24" [ddr_to_axis_reader.cpp:41]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i64 %tmp_25 to i8" [ddr_to_axis_reader.cpp:41]
ST_14 : Operation 114 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_V, i8 %tmp_26)" [ddr_to_axis_reader.cpp:44]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 15> : 0.00ns
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [ddr_to_axis_reader.cpp:42]
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ddr_to_axis_reader.cpp:43]
ST_15 : Operation 117 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_V, i8 %tmp_26)" [ddr_to_axis_reader.cpp:44]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_9)" [ddr_to_axis_reader.cpp:45]
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [ddr_to_axis_reader.cpp:41]

 <State 16> : 0.88ns
ST_16 : Operation 120 [1/1] (0.88ns)   --->   "%offset = add i19 %offset1, 512" [ddr_to_axis_reader.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "br label %1" [ddr_to_axis_reader.cpp:38]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outStream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_index_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count_equals]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_count_inner]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ index_old]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ frame_count_equals_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17            (specbitsmap      ) [ 00000000000000000]
StgValue_18            (specbitsmap      ) [ 00000000000000000]
StgValue_19            (specbitsmap      ) [ 00000000000000000]
StgValue_20            (specbitsmap      ) [ 00000000000000000]
StgValue_21            (specbitsmap      ) [ 00000000000000000]
StgValue_22            (spectopmodule    ) [ 00000000000000000]
buffer                 (alloca           ) [ 00111111111111111]
StgValue_24            (specinterface    ) [ 00000000000000000]
StgValue_25            (specinterface    ) [ 00000000000000000]
StgValue_26            (specinterface    ) [ 00000000000000000]
StgValue_27            (specinterface    ) [ 00000000000000000]
StgValue_28            (specinterface    ) [ 00000000000000000]
StgValue_29            (specmemcore      ) [ 00000000000000000]
inner_index_V          (read             ) [ 00000000000000000]
inner_index_V_2        (add              ) [ 00000000000000000]
tmp                    (zext             ) [ 00111111111111111]
tmp_cast3              (zext             ) [ 00000000000000000]
tmp_cast               (zext             ) [ 00111111111111111]
tmp_1                  (mul              ) [ 00000000000000000]
offset_cast            (partselect       ) [ 01111111111111111]
StgValue_37            (br               ) [ 01111111111111111]
offset1                (phi              ) [ 00111111111111111]
i                      (phi              ) [ 00100000000000000]
exitcond               (icmp             ) [ 00111111111111111]
empty                  (speclooptripcount) [ 00000000000000000]
i_1                    (add              ) [ 01111111111111111]
StgValue_43            (br               ) [ 00000000000000000]
tmp_5                  (zext             ) [ 00000000000000000]
base_ddr_addr_addr     (getelementptr    ) [ 00011111111100000]
frame_count_inner_lo   (load             ) [ 00000000000000000]
tmp_3                  (add              ) [ 00000000000000000]
StgValue_49            (store            ) [ 00000000000000000]
StgValue_50            (write            ) [ 00000000000000000]
index_old_load         (load             ) [ 00000000000000000]
tmp_2                  (trunc            ) [ 00000000000000000]
tmp_4                  (icmp             ) [ 00111111111111111]
StgValue_54            (br               ) [ 00000000000000000]
frame_count_equals_i_1 (load             ) [ 00000000000000000]
tmp_6                  (add              ) [ 00000000000000000]
StgValue_57            (store            ) [ 00000000000000000]
StgValue_58            (write            ) [ 00000000000000000]
StgValue_59            (br               ) [ 00000000000000000]
StgValue_60            (store            ) [ 00000000000000000]
StgValue_61            (ret              ) [ 00000000000000000]
base_ddr_addr_addr_1   (readreq          ) [ 00000000000000000]
StgValue_68            (br               ) [ 00111111111111111]
indvar                 (phi              ) [ 00000000011100000]
exitcond1              (icmp             ) [ 00111111111111111]
empty_9                (speclooptripcount) [ 00000000000000000]
indvar_next            (add              ) [ 00111111111111111]
StgValue_73            (br               ) [ 00000000000000000]
base_ddr_addr_addr_r   (read             ) [ 00000000010100000]
burstread_rbegin       (specregionbegin  ) [ 00000000000000000]
StgValue_76            (specpipeline     ) [ 00000000000000000]
empty_10               (specloopname     ) [ 00000000000000000]
indvar1                (zext             ) [ 00000000000000000]
buffer_addr            (getelementptr    ) [ 00000000000000000]
StgValue_80            (store            ) [ 00000000000000000]
burstread_rend         (specregionend    ) [ 00000000000000000]
StgValue_82            (br               ) [ 00111111111111111]
StgValue_83            (br               ) [ 00111111111111111]
j                      (phi              ) [ 00000000000001000]
tmp_7                  (icmp             ) [ 00111111111111111]
empty_11               (speclooptripcount) [ 00000000000000000]
j_1                    (add              ) [ 00111111111111111]
StgValue_88            (br               ) [ 00000000000000000]
tmp_8                  (trunc            ) [ 00000000000001100]
gepindex_cast          (partselect       ) [ 00000000000000000]
gepindex2_cast         (zext             ) [ 00000000000000000]
buffer_addr_1          (getelementptr    ) [ 00000000000001100]
buffer_load            (load             ) [ 00000000000000000]
start_pos              (bitconcatenate   ) [ 00000000000000000]
end_pos                (or               ) [ 00000000000000000]
tmp_10                 (icmp             ) [ 00000000000000000]
tmp_11                 (zext             ) [ 00000000000000000]
tmp_12                 (zext             ) [ 00000000000000000]
tmp_13                 (partselect       ) [ 00000000000000000]
tmp_14                 (sub              ) [ 00000000000000000]
tmp_15                 (xor              ) [ 00000000000000000]
tmp_16                 (sub              ) [ 00000000000000000]
tmp_17                 (select           ) [ 00000000000000000]
tmp_18                 (select           ) [ 00000000000000000]
tmp_19                 (select           ) [ 00000000000000000]
tmp_20                 (sub              ) [ 00000000000000000]
tmp_21                 (zext             ) [ 00000000000000000]
tmp_22                 (zext             ) [ 00000000000000000]
tmp_23                 (lshr             ) [ 00000000000000000]
tmp_24                 (lshr             ) [ 00000000000000000]
tmp_25                 (and              ) [ 00000000000000000]
tmp_26                 (trunc            ) [ 00000000000001010]
tmp_9                  (specregionbegin  ) [ 00000000000000000]
StgValue_116           (specpipeline     ) [ 00000000000000000]
StgValue_117           (write            ) [ 00000000000000000]
empty_12               (specregionend    ) [ 00000000000000000]
StgValue_119           (br               ) [ 00111111111111111]
offset                 (add              ) [ 01111111111111111]
StgValue_121           (br               ) [ 01111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outStream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="frame_index_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_index_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_count_equals">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_equals"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_count_inner">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_inner"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="index_old">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_old"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frame_count_equals_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_count_equals_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_to_axis_reader_s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i3P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_buffer_OC_s"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="buffer_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="inner_index_V_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inner_index_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_readreq_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="base_ddr_addr_addr_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="StgValue_50_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="StgValue_58_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="base_ddr_addr_addr_r_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="8"/>
<pin id="170" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_ddr_addr_addr_r/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_114/14 "/>
</bind>
</comp>

<comp id="179" class="1004" name="buffer_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="10" slack="0"/>
<pin id="183" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="189" dir="0" index="3" bw="9" slack="0"/>
<pin id="190" dir="0" index="4" bw="64" slack="1"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
<pin id="191" dir="1" index="5" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_80/11 buffer_load/13 "/>
</bind>
</comp>

<comp id="193" class="1004" name="buffer_addr_1_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="200" class="1005" name="offset1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="19" slack="10"/>
<pin id="202" dir="1" index="1" bw="19" slack="10"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="offset1_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="19" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="19" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="1"/>
<pin id="212" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="1"/>
<pin id="223" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="233" class="1005" name="j_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="13" slack="1"/>
<pin id="235" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="j_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/13 "/>
</bind>
</comp>

<comp id="244" class="1004" name="inner_index_V_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_index_V_2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_cast3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast3/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="20" slack="0"/>
<pin id="265" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="offset_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="19" slack="0"/>
<pin id="270" dir="0" index="1" bw="22" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="offset_cast/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="exitcond_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="19" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="base_ddr_addr_addr_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="19" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="frame_count_inner_lo_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_count_inner_lo/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="StgValue_49_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="index_old_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_old_load/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="1"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="frame_count_equals_i_1_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="frame_count_equals_i_1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="StgValue_57_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="StgValue_60_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="exitcond1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="indvar_next_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="indvar1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="2"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/11 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_7_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="0"/>
<pin id="372" dir="0" index="1" bw="13" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="376" class="1004" name="j_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="13" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="13" slack="0"/>
<pin id="384" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="386" class="1004" name="gepindex_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="13" slack="0"/>
<pin id="389" dir="0" index="2" bw="3" slack="0"/>
<pin id="390" dir="0" index="3" bw="5" slack="0"/>
<pin id="391" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gepindex_cast/13 "/>
</bind>
</comp>

<comp id="396" class="1004" name="gepindex2_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex2_cast/13 "/>
</bind>
</comp>

<comp id="401" class="1004" name="start_pos_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="0"/>
<pin id="403" dir="0" index="1" bw="3" slack="1"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/14 "/>
</bind>
</comp>

<comp id="408" class="1004" name="end_pos_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/14 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_10_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="6" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/14 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_11_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_12_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/14 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_13_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="0" index="2" bw="7" slack="0"/>
<pin id="432" dir="0" index="3" bw="1" slack="0"/>
<pin id="433" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/14 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_14_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_15_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="0"/>
<pin id="447" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_16_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="6" slack="0"/>
<pin id="453" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_17_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="7" slack="0"/>
<pin id="459" dir="0" index="2" bw="7" slack="0"/>
<pin id="460" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_18_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="0" index="2" bw="64" slack="0"/>
<pin id="468" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_19_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_20_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="0" index="1" bw="7" slack="0"/>
<pin id="483" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_21_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_22_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_23_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="7" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_24_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="7" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_25_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_25/14 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_26_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/14 "/>
</bind>
</comp>

<comp id="517" class="1004" name="offset_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="19" slack="10"/>
<pin id="519" dir="0" index="1" bw="11" slack="0"/>
<pin id="520" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/16 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_cast_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="1"/>
<pin id="530" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="533" class="1005" name="offset_cast_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="19" slack="1"/>
<pin id="535" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="offset_cast "/>
</bind>
</comp>

<comp id="541" class="1005" name="i_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="0"/>
<pin id="543" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="base_ddr_addr_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="1"/>
<pin id="548" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="exitcond1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="indvar_next_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="564" class="1005" name="base_ddr_addr_addr_r_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="1"/>
<pin id="566" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr_r "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_7_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="573" class="1005" name="j_1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="13" slack="0"/>
<pin id="575" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="tmp_8_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="1"/>
<pin id="580" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="583" class="1005" name="buffer_addr_1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="1"/>
<pin id="585" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp_26_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="1"/>
<pin id="590" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="593" class="1005" name="offset_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="19" slack="1"/>
<pin id="595" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="72" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="74" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="76" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="76" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="86" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="130" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="100" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="192"><net_src comp="179" pin="3"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="100" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="209"><net_src comp="203" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="213"><net_src comp="62" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="104" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="140" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="244" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="244" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="254" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="282"><net_src comp="214" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="214" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="203" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="294" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="153" pin=2"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="10" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="12" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="14" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="335" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="346"><net_src comp="335" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="14" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="225" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="80" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="225" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="84" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="221" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="374"><net_src comp="237" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="106" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="237" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="110" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="237" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="112" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="237" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="114" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="406"><net_src comp="116" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="118" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="120" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="401" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="401" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="408" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="122" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="185" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="124" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="28" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="442"><net_src comp="420" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="424" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="420" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="126" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="424" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="420" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="414" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="438" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="450" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="414" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="428" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="185" pin="2"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="414" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="444" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="420" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="126" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="456" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="472" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="464" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="486" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="128" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="490" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="494" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="521"><net_src comp="200" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="134" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="250" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="531"><net_src comp="258" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="536"><net_src comp="268" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="544"><net_src comp="284" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="549"><net_src comp="294" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="558"><net_src comp="353" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="359" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="567"><net_src comp="167" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="185" pin=4"/></net>

<net id="572"><net_src comp="370" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="376" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="581"><net_src comp="382" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="586"><net_src comp="193" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="591"><net_src comp="512" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="596"><net_src comp="517" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="203" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V | {15 }
	Port: frame_count | {2 }
	Port: frame_count_equals | {2 }
	Port: frame_count_inner | {2 }
	Port: index_old | {2 }
	Port: frame_count_equals_i | {2 }
 - Input state : 
	Port: ddr_to_axis_reader : base_ddr_addr | {2 3 4 5 6 7 8 10 }
	Port: ddr_to_axis_reader : frame_index_V | {1 }
	Port: ddr_to_axis_reader : frame_count_inner | {2 }
	Port: ddr_to_axis_reader : index_old | {2 }
	Port: ddr_to_axis_reader : frame_count_equals_i | {2 }
  - Chain level:
	State 1
		StgValue_29 : 1
		tmp : 1
		tmp_cast3 : 1
		tmp_cast : 1
		tmp_1 : 2
		offset_cast : 3
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_43 : 2
		tmp_5 : 1
		base_ddr_addr_addr : 2
		base_ddr_addr_addr_1 : 3
		tmp_3 : 1
		StgValue_49 : 2
		StgValue_50 : 2
		tmp_2 : 1
		tmp_4 : 2
		StgValue_54 : 3
		tmp_6 : 1
		StgValue_57 : 2
		StgValue_58 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond1 : 1
		indvar_next : 1
		StgValue_73 : 2
	State 10
	State 11
		buffer_addr : 1
		StgValue_80 : 2
		burstread_rend : 1
	State 12
	State 13
		tmp_7 : 1
		j_1 : 1
		StgValue_88 : 2
		tmp_8 : 1
		gepindex_cast : 1
		gepindex2_cast : 2
		buffer_addr_1 : 3
		buffer_load : 4
	State 14
		end_pos : 1
		tmp_10 : 1
		tmp_11 : 1
		tmp_12 : 1
		tmp_13 : 1
		tmp_14 : 2
		tmp_15 : 2
		tmp_16 : 2
		tmp_17 : 3
		tmp_18 : 2
		tmp_19 : 2
		tmp_20 : 4
		tmp_21 : 3
		tmp_22 : 5
		tmp_23 : 4
		tmp_24 : 6
		tmp_25 : 7
		tmp_26 : 7
		StgValue_114 : 8
	State 15
		empty_12 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   lshr   |           tmp_23_fu_494          |    0    |    0    |   179   |
|          |           tmp_24_fu_500          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |      inner_index_V_2_fu_244      |    0    |    0    |    11   |
|          |            i_1_fu_284            |    0    |    0    |    15   |
|          |           tmp_3_fu_305           |    0    |    0    |    39   |
|    add   |           tmp_6_fu_335           |    0    |    0    |    39   |
|          |        indvar_next_fu_359        |    0    |    0    |    17   |
|          |            j_1_fu_376            |    0    |    0    |    20   |
|          |           offset_fu_517          |    0    |    0    |    26   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_17_fu_456          |    0    |    0    |    7    |
|  select  |           tmp_18_fu_464          |    0    |    0    |    64   |
|          |           tmp_19_fu_472          |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|
|    and   |           tmp_25_fu_506          |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|
|          |          exitcond_fu_278         |    0    |    0    |    11   |
|          |           tmp_4_fu_326           |    0    |    0    |    9    |
|   icmp   |         exitcond1_fu_353         |    0    |    0    |    13   |
|          |           tmp_7_fu_370           |    0    |    0    |    13   |
|          |           tmp_10_fu_414          |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_14_fu_438          |    0    |    0    |    15   |
|    sub   |           tmp_16_fu_450          |    0    |    0    |    15   |
|          |           tmp_20_fu_480          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |           tmp_1_fu_262           |    1    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|    xor   |           tmp_15_fu_444          |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|
|   read   |     inner_index_V_read_fu_140    |    0    |    0    |    0    |
|          | base_ddr_addr_addr_r_read_fu_167 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_146        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     StgValue_50_write_fu_153     |    0    |    0    |    0    |
|   write  |     StgValue_58_write_fu_160     |    0    |    0    |    0    |
|          |         grp_write_fu_172         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_250            |    0    |    0    |    0    |
|          |         tmp_cast3_fu_254         |    0    |    0    |    0    |
|          |          tmp_cast_fu_258         |    0    |    0    |    0    |
|          |           tmp_5_fu_290           |    0    |    0    |    0    |
|   zext   |          indvar1_fu_365          |    0    |    0    |    0    |
|          |       gepindex2_cast_fu_396      |    0    |    0    |    0    |
|          |           tmp_11_fu_420          |    0    |    0    |    0    |
|          |           tmp_12_fu_424          |    0    |    0    |    0    |
|          |           tmp_21_fu_486          |    0    |    0    |    0    |
|          |           tmp_22_fu_490          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        offset_cast_fu_268        |    0    |    0    |    0    |
|partselect|       gepindex_cast_fu_386       |    0    |    0    |    0    |
|          |           tmp_13_fu_428          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_2_fu_322           |    0    |    0    |    0    |
|   trunc  |           tmp_8_fu_382           |    0    |    0    |    0    |
|          |           tmp_26_fu_512          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|         start_pos_fu_401         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    or    |          end_pos_fu_408          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    1    |    0    |   623   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|base_ddr_addr_addr_r_reg_564|   64   |
| base_ddr_addr_addr_reg_546 |   64   |
|    buffer_addr_1_reg_583   |    9   |
|      exitcond1_reg_555     |    1   |
|         i_1_reg_541        |    7   |
|          i_reg_210         |    7   |
|     indvar_next_reg_559    |   10   |
|       indvar_reg_221       |   10   |
|         j_1_reg_573        |   13   |
|          j_reg_233         |   13   |
|       offset1_reg_200      |   19   |
|     offset_cast_reg_533    |   19   |
|       offset_reg_593       |   19   |
|       tmp_26_reg_588       |    8   |
|        tmp_7_reg_569       |    1   |
|        tmp_8_reg_578       |    3   |
|      tmp_cast_reg_528      |    4   |
|         tmp_reg_523        |   32   |
+----------------------------+--------+
|            Total           |   303  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_146 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_write_fu_172  |  p2  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_185 |  p0  |   2  |   9  |   18   ||    9    |
|   indvar_reg_221   |  p0  |   2  |  10  |   20   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   182  ||  2.624  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   623  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |    -   |   303  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |    2   |   303  |   659  |
+-----------+--------+--------+--------+--------+--------+
