
*** Running vivado
    with args -log Top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_module.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top_module.tcl -notrace
Command: synth_design -top Top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9200
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_module' [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Top_module.v:4]
INFO: [Synth 8-6157] synthesizing module 'Clock_divider' [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Clock_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Clock_divider' (1#1) [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Clock_divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'Counter_FND' [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Counter_FND.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Counter_FND' (2#1) [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Counter_FND.v:4]
INFO: [Synth 8-6157] synthesizing module 'decoder_FND' [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/decoder_FND.v:5]
INFO: [Synth 8-6155] done synthesizing module 'decoder_FND' (3#1) [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/decoder_FND.v:5]
INFO: [Synth 8-6157] synthesizing module 'Clock_divider_MUX' [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Clock_divider_MUX.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Clock_divider_MUX' (4#1) [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Clock_divider_MUX.v:4]
INFO: [Synth 8-6157] synthesizing module 'Counter_data' [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Counter_data.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Counter_data' (5#1) [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Counter_data.v:4]
INFO: [Synth 8-6157] synthesizing module 'digit_divider' [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/digit_divider.v:4]
INFO: [Synth 8-6155] done synthesizing module 'digit_divider' (6#1) [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/digit_divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'Mux_4x1' [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Mux_4x1.v:5]
WARNING: [Synth 8-567] referenced signal 'i_1' should be on the sensitivity list [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Mux_4x1.v:14]
WARNING: [Synth 8-567] referenced signal 'i_10' should be on the sensitivity list [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Mux_4x1.v:14]
WARNING: [Synth 8-567] referenced signal 'i_100' should be on the sensitivity list [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Mux_4x1.v:14]
WARNING: [Synth 8-567] referenced signal 'i_1000' should be on the sensitivity list [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Mux_4x1.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Mux_4x1' (7#1) [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Mux_4x1.v:5]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND_Decoder' [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/BCDtoFND_decoder.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/BCDtoFND_decoder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND_Decoder' (8#1) [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/BCDtoFND_decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Top_module' (9#1) [D:/project/Verliog/Up_counter/Up_counter.srcs/sources_1/new/Top_module.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1080.895 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1080.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/project/Verliog/Up_counter/Up_counter.srcs/constrs_1/imports/Verliog/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/project/Verliog/Up_counter/Up_counter.srcs/constrs_1/imports/Verliog/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/project/Verliog/Up_counter/Up_counter.srcs/constrs_1/imports/Verliog/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1177.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1177.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1177.062 ; gain = 96.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1177.062 ; gain = 96.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1177.062 ; gain = 96.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1177.062 ; gain = 96.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	  13 Input    8 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1177.062 ; gain = 96.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1180.180 ; gain = 99.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1201.504 ; gain = 120.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1238.691 ; gain = 157.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1244.406 ; gain = 163.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1244.406 ; gain = 163.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1244.406 ; gain = 163.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1244.406 ; gain = 163.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1244.406 ; gain = 163.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1244.406 ; gain = 163.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |     6|
|4     |LUT2   |    47|
|5     |LUT3   |    43|
|6     |LUT4   |    43|
|7     |LUT5   |   106|
|8     |LUT6   |    63|
|9     |FDCE   |    82|
|10    |IBUF   |     3|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1244.406 ; gain = 163.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1244.406 ; gain = 67.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1244.406 ; gain = 163.512
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1254.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1254.234 ; gain = 173.340
INFO: [Common 17-1381] The checkpoint 'D:/project/Verliog/Up_counter/Up_counter.runs/synth_1/Top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_module_utilization_synth.rpt -pb Top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 12 00:13:37 2022...
